Brad L. Hutchings

	2012
46		Katherine Compton, Brad L. Hutchings: Proceedings of the ACM/SIGDA 20th International Symposium on Field Programmable Gate Arrays, FPGA 2012, Monterey, California, USA, February 22-24, 2012 ACM 2012
45		Joshua S. Monson, Michael J. Wirthlin, Brad L. Hutchings: A Fault Injection Analysis of Linux Operating on an FPGA-Embedded Platform. Int. J. Reconfig. Comp. 2012: (2012)
	2011
44		Christopher Lavin, Marc Padilla, Jaren Lamprecht, Philip Lundrigan, Brent E. Nelson, Brad L. Hutchings: HMFlow: Accelerating FPGA Compilation with Hard Macros for Rapid Prototyping. FCCM 2011: 117-124
43		Peter Lieber, Brad L. Hutchings: FPGA Communication Framework. FCCM 2011: 69-72
42		Christopher Lavin, Marc Padilla, Jaren Lamprecht, Philip Lundrigan, Brent E. Nelson, Brad L. Hutchings: RapidSmith: Do-It-Yourself CAD Tools for Xilinx FPGAs. FPL 2011: 349-355
	2010
41		Christopher Lavin, Marc Padilla, Subhrashankha Ghosh, Brent E. Nelson, Brad L. Hutchings, Michael J. Wirthlin: Using Hard Macros to Reduce FPGA Compilation Time. FPL 2010: 438-441
40		Christopher Lavin, Marc Padilla, Philip Lundrigan, Brent E. Nelson, Brad L. Hutchings: Rapid prototyping tools for FPGA designs: RapidSmith. FPT 2010: 353-356
39		Joshua S. Monson, Michael J. Wirthlin, Brad L. Hutchings: Fault Injection Results of Linux Operating on an FPGA Embedded Platform. ReConFig 2010: 37-42
	2009
38		Brad L. Hutchings, Brent E. Nelson, Stephen West, Reed Curtis: Optical Flow on the Ambric Massively Parallel Processor Array (MPPA). FCCM 2009: 141-148
37		Brad L. Hutchings, Brent E. Nelson, Stephen West, Reed Curtis: Comparing fine-grained performance on the Ambric MPPA against an FPGA. FPL 2009: 174-179
	2008
36		Brent E. Nelson, Michael J. Wirthlin, Brad L. Hutchings, Peter M. Athanas, Shawn Bohner: Design Productivity for Configurable Computing. ERSA 2008: 57-66
35		Brent E. Nelson, Brad L. Hutchings, Michael J. Wirthlin: Design, Debug, Deploy: The Creation of Configurable Computing Applications. Signal Processing Systems 53(1-2): 187-196 (2008)
	2004
34		André DeHon, Brad L. Hutchings, Daryl Rudusky, James Hwang, Nikhil, Salil Raje, Adrian Stoica: What is the right model for programming and using modern FPGAs? FPGA 2004: 119
33		Brad L. Hutchings, Brent E. Nelson: GigaOp DSP on FPGA. VLSI Signal Processing 36(1): 41-55 (2004)
	2003
32		Preston A. Jackson, Brad L. Hutchings, Justin L. Tripp: Simulation and Synthesis of CSP-based Interprocess Communication. FCCM 2003: 218-227
31		K. Scott Hemmert, Justin L. Tripp, Brad L. Hutchings, Preston A. Jackson: Source Level Debugger for the Sea Cucumber Synthesizing Compiler. FCCM 2003: 228-
30		Anthony L. Slade, Brent E. Nelson, Brad L. Hutchings: Reconfigurable Computing Application Frameworks. FCCM 2003: 251-
	2002
29		Brad L. Hutchings, R. Franklin, D. Carver: Assisting Network Intrusion Detection with Reconfigurable Hardware. FCCM 2002: 111-120
28		Wesley J. Landaker, Michael J. Wirthlin, Brad L. Hutchings: Multitasking Hardware on the SLAAC1-V Reconfigurable Computing System. FPL 2002: 806-815
27		Justin L. Tripp, Preston A. Jackson, Brad L. Hutchings: Sea Cucumber: A Synthesizing Compiler for FPGAs. FPL 2002: 875-885
26		David Eppstein, Marshall W. Bern, Brad L. Hutchings: Algorithms for Coloring Quadtrees. Algorithmica 32(1): 87-94 (2002)
	2001
25		Michael J. Wirthlin, Brad L. Hutchings, Carl Worth: Synthesizing RTL Hardware from Java Byte Codes. FPL 2001: 123-132
24		Timothy Wheeler, Paul Graham, Brent E. Nelson, Brad L. Hutchings: Using Design-Level Scan to Improve FPGA Design Observability and Controllability for Functional Verification. FPL 2001: 483-492
23		Brad L. Hutchings, Brent E. Nelson: Unifying simulation and execution in a design environment for FPGA systems. IEEE Trans. VLSI Syst. 9(1): 201-205 (2001)
22		Peter Bellows, Brad L. Hutchings: Designing Run-Time Reconfigurable Systems with JHDL. VLSI Signal Processing 28(1-2): 29-45 (2001)
	2000
21		Brad L. Hutchings, Brent E. Nelson: Using general-purpose programming languages for FPGA design. DAC 2000: 561-566
20		Paul Graham, Brad L. Hutchings, Brent E. Nelson: Improving the FPGA Design Process through Determining and Applying Logical-to-Physical Design Mappings. FCCM 2000: 305-306
19		Brad L. Hutchings, Brent E. Nelson, Michael J. Wirthlin: Designing and Debugging Custom Computing Applications. IEEE Design & Test of Computers 17(1): 20-28 (2000)
	1999
18		Brad L. Hutchings, Peter Bellows, Joseph Hawkins, K. Scott Hemmert, Brent E. Nelson, Mike Rytting: A CAD Suite for High-Performance FPGA Design. FCCM 1999: 12-24
17		Alan Marshall, Tony Stansfield, Igor Kostarnov, Jean Vuillemin, Brad L. Hutchings: A Reconfigurable Arithmetic Array for Multimedia Application. FPGA 1999: 135-143
16		David Eppstein, Marshall W. Bern, Brad L. Hutchings: Algorithms for Coloring Quadtrees CoRR cs.CG/9907030: (1999)
	1998
15		Peter Bellows, Brad L. Hutchings: JHDL - An HDL for Reconfigurable Systems. FCCM 1998: 175-
14		Michael J. Wirthlin, Brad L. Hutchings: Improving functional density using run-time circuit reconfiguration [FPGAs]. IEEE Trans. VLSI Syst. 6(2): 247-256 (1998)
	1997
13		Michael Rencher, Brad L. Hutchings: Automated target recognition on SPLASH 2. FCCM 1997: 192-200
12		Michael J. Wirthlin, Brad L. Hutchings: Improving Functional Density Through Run-Time Constant Propagation. FPGA 1997: 86-92
11		Brad L. Hutchings: Exploiting reconfigurability through domain-specific systems. FPL 1997: 193-202
10		Brad L. Hutchings: ASICs, Processors, and Configurable Computing. HICSS (1) 1997: 719-719
	1996
9		Michael J. Wirthlin, Brad L. Hutchings: Sequencing Run-Time Reconfigured Hardware with Software. FPGA 1996: 122-128
8		James G. Eldredge, Brad L. Hutchings: Run-Time Reconfiguration: A method for enhancing the functional density of SRAM-based FPGAs. VLSI Signal Processing 12(1): 67-86 (1996)
	1995
7		James D. Hadley, Brad L. Hutchings: Design methodologies for partially reconfigured systems. FCCM 1995: 78-84
6		Michael J. Wirthlin, Brad L. Hutchings: A dynamic instruction set computer. FCCM 1995: 99-109
5		Russell J. Petersen, Brad L. Hutchings: An Assessment of the Suitability of FPGA-Based Systems for Use in Digital Signal Processing. FPL 1995: 293-302
4		Brad L. Hutchings, Michael J. Wirthlin: Implementation Approaches for Reconfigurable Logic Applications. FPL 1995: 419-428
	1994
3		Brad L. Hutchings, Tony M. Carter: High-Speed Circuit Design: CAD Tools and Computational Challenges. HICSS (1) 1994: 26-35
2		Brad L. Hutchings, A. R. Grahn, Russell J. Petersen: Multiple-Layer Cross-Field Ultrasonic Tactile Sensor. ICRA 1994: 2522-2528
	1989
1		Bir Bhanu, Brad L. Hutchings, Kent F. Smith: VLSI design and implementation of a real-time image segmentation processor. Mach. Vis. Appl. 3(1): 21-44 (1989)

Coauthor Index

1	Peter M. Athanas (Peter Athanas)	[36]
2	Peter Bellows	[15] [18] [22]
3	Marshall W. Bern	[16] [26]
4	Bir Bhanu	[1]
5	Shawn Bohner	[36]
6	Tony M. Carter	[3]
7	D. Carver	[29]
8	Katherine Compton	[46]
9	Reed Curtis	[37] [38]
10	André DeHon	[34]
11	James G. Eldredge	[8]
12	David Eppstein	[16] [26]
13	R. Franklin	[29]
14	Subhrashankha Ghosh	[41]
15	Paul Graham	[20] [24]
16	A. R. Grahn	[2]
17	James D. Hadley	[7]
18	Joseph Hawkins	[18]
19	Karl S. Hemmert (K. Scott Hemmert)	[18] [31]
20	James Hwang	[34]
21	Preston A. Jackson	[27] [31] [32]
22	Igor Kostarnov	[17]
23	Jaren Lamprecht	[42] [44]
24	Wesley J. Landaker	[28]
25	Christopher Lavin	[40] [41] [42] [44]
26	Peter Lieber	[43]
27	Philip Lundrigan	[40] [42] [44]
28	Alan Marshall	[17]
29	Joshua S. Monson	[39] [45]
30	Brent E. Nelson	[18] [19] [20] [21] [23] [24] [30] [33] [35] [36] [37] [38] [40] [41] [42] [44]
31	Nikhil	[34]
32	Marc Padilla	[40] [41] [42] [44]
33	Russell J. Petersen	[2] [5]
34	Salil Raje	[34]
35	Michael Rencher	[13]
36	Daryl Rudusky	[34]
37	Mike Rytting	[18]
38	Anthony L. Slade	[30]
39	Kent F. Smith	[1]
40	Tony Stansfield	[17]
41	Adrian Stoica	[34]
42	Justin L. Tripp	[27] [31] [32]
43	Jean Vuillemin	[17]
44	Stephen West	[37] [38]
45	Timothy Wheeler	[24]
46	Michael J. Wirthlin	[4] [6] [9] [12] [14] [19] [25] [28] [35] [36] [39] [41] [45]
47	Carl Worth	[25]

Colors in the list of coauthors

Last update Thu May 31 18:55:10 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page