Heng-Chang Huang

	2007
1		Wen-Shen Chou, Shu-Chieh Yang, Fu-Lung Hsueh, Heng-Chang Huang, Chih-Ji Hsiao: A Low-Cost Triple-Channel 10-bit 250MHz DAC IP in 65nm CMOS Process. ISCAS 2007: 3594-3597

Coauthor Index

1	Wen-Shen Chou	[1]
2	Chih-Ji Hsiao	[1]
3	Fu-Lung Hsueh	[1]
4	Shu-Chieh Yang	[1]

Last update Sat Jun 2 20:57:36 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page