 | 2012 |
|---|
| 7 |       | Wen-Hsiang Hu,
Chifeng Wang,
Nader Bagherzadeh:
Design and Analysis of a Mesh-based Wireless Network-on-Chip.
PDP 2012: 483-490 |
| 2011 |
|---|
| 6 | | Chifeng Wang,
Wen-Hsiang Hu,
Nader Bagherzadeh:
A Wireless Network-on-Chip Design for Multicore Platforms.
PDP 2011: 409-416 |
| 5 | | Chifeng Wang,
Wen-Hsiang Hu,
Seung Eun Lee,
Nader Bagherzadeh:
Area and power-efficient innovative congestion-aware Network-on-Chip architecture.
Journal of Systems Architecture - Embedded Systems Design 57(1): 24-38 (2011) |
| 2010 |
|---|
| 4 | | Chifeng Wang,
Wen-Hsiang Hu,
Seung Eun Lee,
Nader Bagherzadeh:
Area and Power-efficient Innovative Network-on-Chip Architecurte.
PDP 2010: 533-539 |
| 2009 |
|---|
| 3 | | Wen-Hsiang Hu,
Jun Ho Bahn,
Nader Bagherzadeh:
Parallel LDPC Decoding on a Network-on-Chip Based Multiprocessor Platform.
SBAC-PAD 2009: 35-40 |
| 2 | | Jun Ho Bahn,
Jungsook Yang,
Wen-Hsiang Hu,
Nader Bagherzadeh:
Parallel FFT Algorithms on Network-on-Chips.
Journal of Circuits, Systems, and Computers 18(2): 255-269 (2009) |
| 2004 |
|---|
| 1 |  | Lan-Da Van,
Hsin-Fu Luo,
Chien-Ming Wu,
Wen-Hsiang Hu,
Chun-Ming Huang,
Wei-Chang Tsai:
A high-performance area-aware DSP processor architecture for video codecs.
ICME 2004: 1499-1502 |
Data released under the ODC-BY 1.0 license — See also our legal information page