dblp.uni-trier.dewww.dagstuhl.dewww.uni-trier.de

Fu-Lung Hsueh Coauthor index pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2012
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAlison Burdett, Fu-Lung Hsueh: Session 17 overview: Diagnostic and therapeutic technologies for health: Technology directions subcommittee. ISSCC 2012: 290-291
2011
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLTzu-Chi Huang, Wen-Shen Chou, Yu-Huei Lee, Yao-Yi Yang, Ke-Horng Chen, Yung-Chow Peng, Fu-Lung Hsueh: 55nm CMOS 12-bit 250MHz digital-to-analog converter with dynamic voltage scaling (DVS) technique through single-inductor dual-output (SIDO) converter. ESSCIRC 2011: 383-386
2010
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLW. M. Young, Chua-Huang Huang, Alan P. Su, C. P. Jou, Fu-Lung Hsueh: A practice of ESL verification methodology from SystemC to FPGA: using EPC class-1 generation-2 RFID tag design as an example. ASP-DAC 2010: 821-824
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLWei-Chih Chen, Chien-Chun Tsai, Chih-Hsien Chang, Yung-Chow Peng, Fu-Lung Hsueh, Tsung-Hsin Yu, Jinn-Yeh Chien, Wen-Hung Huang, Chi-Chang Lu, Mu-Shan Lin, Chin-Ming Fu, Shu-Chun Yang, Chung-Wing Wong, Wan-Te Chen, Chin-Hua Wen, Li Yueh Wang, Chiang Pu: A 2.5-8Gb/s transceiver with 5-tap DFE and Second order CDR against 28-inch channel and 5000ppm SSC in 40nm CMOS technology. CICC 2010: 1-4
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHsieh-Hung Hsieh, Fu-Lung Hsueh, Chewnpu Jou, Fred Kuo, Sean Chen, Tzu-Jin Yeh, Kevin Kai-Wen Tan, Po-Yi Wu, Yu-Ling Lin, Ming-Hsien Tsai: A V-band divide-by-three differential direct injection-locked frequency divider in 65-nm CMOS. CICC 2010: 1-4
2007
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLWen-Shen Chou, Shu-Chieh Yang, Fu-Lung Hsueh, Heng-Chang Huang, Chih-Ji Hsiao: A Low-Cost Triple-Channel 10-bit 250MHz DAC IP in 65nm CMOS Process. ISCAS 2007: 3594-3597

Coauthor Index

1Alison Burdett [6]
2Chih-Hsien Chang [3]
3Ke-Horng Chen [5]
4Sean Chen [2]
5Wan-Te Chen [3]
6Wei-Chih Chen [3]
7Jinn-Yeh Chien [3]
8Wen-Shen Chou [1] [5]
9Chin-Ming Fu [3]
10Chih-Ji Hsiao [1]
11Hsieh-Hung Hsieh [2]
12Chua-Huang Huang [4]
13Heng-Chang Huang [1]
14Tzu-Chi Huang [5]
15Wen-Hung Huang [3]
16C. P. Jou [4]
17Chewnpu Jou [2]
18Fred Kuo [2]
19Yu-Huei Lee [5]
20Mu-Shan Lin [3]
21Yu-Ling Lin [2]
22Chi-Chang Lu [3]
23Yung-Chow Peng [3] [5]
24Chiang Pu [3]
25Alan P. Su [4]
26Kevin Kai-Wen Tan [2]
27Chien-Chun Tsai [3]
28Ming-Hsien Tsai [2]
29Li Yueh Wang [3]
30Chin-Hua Wen [3]
31Chung-Wing Wong [3]
32Po-Yi Wu [2]
33Shu-Chieh Yang [1]
34Shu-Chun Yang [3]
35Yao-Yi Yang [5]
36Tzu-Jin Yeh [2]
37W. M. Young [4]
38Tsung-Hsin Yu [3]

Colors in the list of coauthors

Last update Thu May 31 18:55:10 2012 CET by the DBLP TeamThis material is Open Data Data released under the ODC-BY 1.0 license — See also our legal information page