Szukang Hsien

	2011
4		Pingli Huang, Szukang Hsien, Victor Lu, Peiyuan Wan, Seung-Chul Lee, Wenbo Liu, Bo-Wei Chen, Yung-Pin Lee, Wen-Tsao Chen, Tzu-Yi Yang, Gin-Kou Ma, Yun Chiu: SHA-Less Pipelined ADC With In Situ Background Clock-Skew Calibration. J. Solid-State Circuits 46(8): 1893-1903 (2011)
	2010
3		Pingli Huang, Szukang Hsien, Victor Lu, Peiyuan Wan, Seung-Chul Lee, Wenbo Liu, Bo-Wei Chen, Yung-Pin Lee, Wen-Tsao Chen, Tzu-Yi Yang, Gin-Kou Ma, Yun Chiu: SHA-less pipelined ADC converting 10th Nyquist band with in-situ clock-skew calibration. CICC 2010: 1-4
	2009
2		Wenbo Liu, Yuchun Chang, Szukang Hsien, Bo-Wei Chen, Yung-Pin Lee, Wen-Tsao Chen, Tzu-Yi Yang, Gin-Kou Ma, Yun Chiu: A 600MS/s 30mW 0.13µm CMOS ADC array achieving over 60dB SFDR with adaptive digital equalization. ISSCC 2009: 82-83
	2004
1		Qun Gu, Zhiwei Xu, Jenwei Ko, Szukang Hsien, M. Frank Chang: A self-synchronized RF-interconnect for 3-dimensional integrated circuits. ISCAS (4) 2004: 317-320

Coauthor Index

1	M. Frank Chang	[1]
2	Yuchun Chang	[2]
3	Bo-Wei Chen	[2] [3] [4]
4	Wen-Tsao Chen	[2] [3] [4]
5	Yun Chiu	[2] [3] [4]
6	Qun Jane Gu (Qun Gu)	[1]
7	Pingli Huang	[3] [4]
8	Jenwei Ko	[1]
9	Seung-Chul Lee	[3] [4]
10	Yung-Pin Lee	[2] [3] [4]
11	Wenbo Liu	[2] [3] [4]
12	Victor Lu	[3] [4]
13	Gin-Kou Ma	[2] [3] [4]
14	Peiyuan Wan	[3] [4]
15	Zhiwei Xu (Zhiwei (Tommy) Xu)	[1]
16	Tzu-Yi Yang	[2] [3] [4]

Colors in the list of coauthors

Last update Thu May 31 18:55:10 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page