Robert W. Horst

	2001
21		Robert W. Horst: IP Storage and the CPU Consumption Myth. NCA 2001: 194-200
	1999
20		Dimiter R. Avresky, Vladimir Shurbanov, Robert W. Horst, Pankaj Mehra: Performance Evaluation of the ServerNet R SAN under Self-Similar Traffic. IPPS/SPDP 1999: 143-147
19		Dimiter R. Avresky, Vladimir Shurbanov, Robert W. Horst: Optimizing router arbitration in point-to-point networks. Computer Communications 22(7): 608-620 (1999)
18		Dimiter R. Avresky, Vladimir Shurbanov, R. Wilkinson, Robert W. Horst, William J. Watson, L. Young: Maximum delivery time and hot spots in ServerNetTM topologies. Computer Networks 31(18): 1891-1910 (1999)
17		Dimiter R. Avresky, Vladimir Shurbanov, Robert W. Horst, William J. Watson, L. Young, Doug Jewett: Performance Modeling of ServerNetTM SAN Topologies. The Journal of Supercomputing 14(1): 19-37 (1999)
	1998
16		Dimiter R. Avresky, Vladimir Shurbanov, Robert W. Horst: Fair Arbitration in Point-to-Point Networks. Annual Simulation Symposium 1998: 50-57
15		Ram Chillarege, Robert W. Horst, Clifford B. Meltzer, Angelo Pruscino, Dalibor F. Vrsalovic: Vision for High-Availability of the Global Infrastructure (Panel). FTCS 1998: 2-4
14		Vladimir Shurbanov, Dimiter R. Avresky, Robert W. Horst: The Effect of the Router Arbitration Policy on the Scalability of ServerNet. IPPS/SPDP 1998: 604-609
	1997
13		Dimiter R. Avresky, Vladimir Shurbanov, Robert W. Horst, William J. Watson, L. Young, Doug Jewett: Maximum Delivery Time and Hot Spots in ServerNet(tm) Topologies. IPPS 1997: 756-762
	1996
12		Robert W. Horst: ServerNet Deadlock Avoidance and Fractahedral Topologies. IPPS 1996: 274-280
11		Robert W. Horst, Doug Jewett, William J. Watson, L. Young, Dimiter R. Avresky, R. Wilkinson, Chris M. Cunningham: Tandem Computers Incorporated: Performance Modeling of ServerNetTM Topologies. IPPS 1996: 518-523
	1995
10		William E. Baker, Robert W. Horst, David P. Sonnier, William J. Watson: A Flexible ServerNet-based Fault-Tolerant Architecture. FTCS 1995: 2-11
9		Robert W. Horst: TNet: A Reliable System Area Network. IEEE Micro 15(1): 37-45 (1995)
	1994
8		Robert W. Horst: Massively Parallel Systems You Can Trust. COMPCON 1994: 236-241
	1993
7		Robert W. Horst, Doug Jewett, Daniel Lenoski: The Risk of Data Corruption in Microprocessor-based Systems. FTCS 1993: 576-585
	1992
6		Robert W. Horst: Task-Flow Architecture for WSI Parallel Processing. IEEE Computer 25(4): 10-18 (1992)
	1991
5		Ram Chillarege, Robert W. Horst, Daniel P. Siewiorek, Robert S. Swarz: Challenges in Designing Fault-Tolerant Systems. FTCS 1991: 114
	1990
4		Robert W. Horst: Task Flow Computer Architecture. ICPP (1) 1990: 533-540
3		Robert W. Horst, Richard L. Harris, Robert L. Jardine: Multiple Instruction Issue in the NonStop Cyclone Processor. ISCA 1990: 216-226
	1989
2		Robert W. Horst: Reliable design of high-speed cache and control store memories. FTCS 1989: 259-266
	1985
1		Robert W. Horst, Timothy C. K. Chou: An Architecture for High Volume Transaction Processing. ISCA 1985: 240-245

Coauthor Index

1	Dimiter R. Avresky (D. R. Avresky)	[11] [13] [14] [16] [17] [18] [19] [20]
2	William E. Baker	[10]
3	Ram Chillarege	[5] [15]
4	Timothy C. K. Chou	[1]
5	Chris M. Cunningham	[11]
6	Richard L. Harris	[3]
7	Robert L. Jardine	[3]
8	Doug Jewett	[7] [11] [13] [17]
9	Daniel Lenoski	[7]
10	Pankaj Mehra	[20]
11	Clifford B. Meltzer	[15]
12	Angelo Pruscino	[15]
13	Vladimir Shurbanov	[13] [14] [16] [17] [18] [19] [20]
14	Daniel P. Siewiorek	[5]
15	David P. Sonnier	[10]
16	Robert S. Swarz	[5]
17	Dalibor F. Vrsalovic	[15]
18	William J. Watson	[10] [11] [13] [17] [18]
19	R. Wilkinson	[11] [18]
20	L. Young	[11] [13] [17] [18]

Colors in the list of coauthors

Last update Thu May 31 18:55:10 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page