Houman Homayoun

	2012
25		Houman Homayoun, Vasileios Kontorinis, Amirali Shayan, Ta-Wei Lin, Dean M. Tullsen: Dynamically heterogeneous cores through 3D resource pooling. HPCA 2012: 323-334
24		Avesta Sasan, Houman Homayoun, Kiarash Amiri, Ahmed M. Eltawil, Fadi Kudahi: History & Variation Trained Cache (HVT-Cache): A process variation aware and fine grain voltage scalable cache with active access history monitoring. ISQED 2012: 498-505
23		Houman Homayoun, Mehryar Rahmatian, Vasileios Kontorinis, Shahin Golshan, Dean M. Tullsen: Hot peripheral thermal management to mitigate cache temperature variation. ISQED 2012: 755-763
22		Avesta Sasan, Kiarash Amiri, Houman Homayoun, Ahmed M. Eltawil, Fadi J. Kurdahi: Variation Trained Drowsy Cache (VTD-Cache): A History Trained Variation Aware Drowsy Cache for Fine Grain Voltage Scaling. IEEE Trans. VLSI Syst. 20(4): 630-642 (2012)
	2011
21		Abbas BanaiyanMofrad, Houman Homayoun, Nikil Dutt: FFT-cache: a flexible fault-tolerant cache architecture for ultra low voltage operation. CASES 2011: 95-104
20		Shahin Golshan, Amin Khajeh, Houman Homayoun, Eli Bozorgzadeh, Ahmed M. Eltawil, Fadi J. Kurdahi: Reliability-aware placement in SRAM-based FPGA for voltage scaling realization in the presence of process variations. CODES+ISSS 2011: 257-266
19		Houman Homayoun, Avesta Sasan, Jean-Luc Gaudiot, Alexander V. Veidenbaum: Reducing Power in All Major CAM and SRAM-Based Processor Units via Centralized, Dynamic Resource Size Management. IEEE Trans. VLSI Syst. 19(11): 2081-2094 (2011)
18		Houman Homayoun, Avesta Sasan, Alexander V. Veidenbaum, Hsin-Cheng Yao, Shahin Golshan, Payam Heydari: MZZ-HVS: Multiple Sleep Modes Zig-Zag Horizontal and Vertical Sleep Transistor Sharing to Reduce Leakage Power in On-Chip SRAM Peripheral Circuits. IEEE Trans. VLSI Syst. 19(12): 2303-2316 (2011)
17		Avesta Sasan, Houman Homayoun, Ahmed M. Eltawil, Fadi J. Kurdahi: Inquisitive Defect Cache: A Means of Combating Manufacturing Induced Process Variation. IEEE Trans. VLSI Syst. 19(9): 1597-1609 (2011)
	2010
16		Arup Chakraborty, Houman Homayoun, Amin Khajeh, Nikil Dutt, Ahmed M. Eltawil, Fadi J. Kurdahi: E < MC2: less energy through multi-copy cache. CASES 2010: 237-246
15		Houman Homayoun, Avesta Sasan, Aseem Gupta, Alexander V. Veidenbaum, Fadi J. Kurdahi, Nikil Dutt: Multiple sleep modes leakage control in peripheral circuits of a all major SRAM-based processor units. Conf. Computing Frontiers 2010: 297-308
14		Houman Homayoun, Aseem Gupta, Alexander V. Veidenbaum, Avesta Sasan, Fadi J. Kurdahi, Nikil Dutt: RELOCATE: Register File Local Access Pattern Redistribution Mechanism for Power and Thermal Management in Out-of-Order Embedded Processor. HiPEAC 2010: 216-231
13		Shahin Golshan, Eli Bozorgzadeh, Benjamin Carrión Schäfer, Kazutoshi Wakabayashi, Houman Homayoun, Alexander V. Veidenbaum: Exploiting power budgeting in thermal-aware dynamic placement for reconfigurable systems. ISLPED 2010: 49-54
12		Houman Homayoun, Shahin Golshan, Eli Bozorgzadeh, Alexander V. Veidenbaum, Fadi J. Kurdahi: Post-synthesis sleep transistor insertion for leakage power optimization in clock tree networks. ISQED 2010: 499-507
	2009
11		Avesta Sasan, Houman Homayoun, Ahmed M. Eltawil, Fadi J. Kurdahi: A fault tolerant cache architecture for sub 500mV operation: resizable data composer cache (RDC-cache). CASES 2009: 251-260
10		Avesta Sasan, Houman Homayoun, Ahmed M. Eltawil, Fadi J. Kurdahi: Process Variation Aware SRAM/Cache for aggressive voltage-frequency scaling. DATE 2009: 911-916
	2008
9		Houman Homayoun, Mohammad A. Makhzan, Alexander V. Veidenbaum: Multiple sleep mode leakage control for cache peripheral circuits in embedded processors. CASES 2008: 197-206
8		Houman Homayoun, Sudeep Pasricha, Mohammad A. Makhzan, Alexander V. Veidenbaum: Dynamic register file resizing and frequency scaling to improve embedded processor performance and energy-delay efficiency. DAC 2008: 68-71
7		Houman Homayoun, Alexander V. Veidenbaum, Jean-Luc Gaudiot: Adaptive techniques for leakage power management in L2 cache peripheral circuits. ICCD 2008: 563-569
6		Houman Homayoun, Mohammad A. Makhzan, Alexander V. Veidenbaum: ZZ-HVS: Zig-zag horizontal and vertical sleep transistor sharing to reduce leakage power in on-chip SRAM peripheral circuits. ICCD 2008: 699-706
5		Houman Homayoun, Mohammad A. Makhzan, Jean-Luc Gaudiot, Alexander V. Veidenbaum: A centralized cache miss driven technique to improve processor power dissipation. ICSAMOS 2008: 195-202
4		Houman Homayoun, Sudeep Pasricha, Mohammad A. Makhzan, Alexander V. Veidenbaum: Improving performance and reducing energy-delay with adaptive resource resizing for out-of-order embedded processors. LCTES 2008: 71-78
	2007
3		Houman Homayoun, Alexander V. Veidenbaum: Reducing leakage power in peripheral circuits of L2 caches. ICCD 2007: 230-237
	2006
2		Houman Homayoun, Ted H. Szymanski: Reducing the Instruction Queue Leakage Power in Superscalar Processors. CCECE 2006: 1685-1689
1		Houman Homayoun, Amirali Baniasadi: Reducing Execution Unit Leakage Power in Embedded Processors. SAMOS 2006: 299-308

Coauthor Index

1	Kiarash Amiri	[22] [24]
2	Abbas BanaiyanMofrad (Abbas Banaiyan)	[21]
3	Amirali Baniasadi	[1]
4	Elaheh Bozorgzadeh (Eli Bozorgzadeh)	[12] [13] [20]
5	Arup Chakraborty	[16]
6	Amin Khajeh Djahromi (Amin Khajeh)	[16] [20]
7	Nikil D. Dutt (Nikil Dutt)	[14] [15] [16] [21]
8	Ahmed M. Eltawil	[10] [11] [16] [17] [20] [22] [24]
9	Jean-Luc Gaudiot	[5] [7] [19]
10	Shahin Golshan	[12] [13] [18] [20] [23]
11	Aseem Gupta	[14] [15]
12	Payam Heydari	[18]
13	Vasileios Kontorinis	[23] [25]
14	Fadi Kudahi	[24]
15	Fadi J. Kurdahi	[10] [11] [12] [14] [15] [16] [17] [20] [22]
16	Ta-Wei Lin	[25]
17	Sudeep Pasricha	[4] [8]
18	Mehryar Rahmatian	[23]
19	Avesta Sasan (Mohammad A. Makhzan)	[4] [5] [6] [8] [9] [10] [11] [14] [15] [17] [18] [19] [22] [24]
20	Benjamin Carrión Schäfer	[13]
21	Amirali Shayan	[25]
22	Ted H. Szymanski	[2]
23	Dean M. Tullsen	[23] [25]
24	Alexander V. Veidenbaum	[3] [4] [5] [6] [7] [8] [9] [12] [13] [14] [15] [18] [19]
25	Kazutoshi Wakabayashi	[13]
26	Hsin-Cheng Yao	[18]

Colors in the list of coauthors

Last update Sat Jun 2 20:57:36 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page