dblp.uni-trier.dewww.dagstuhl.dewww.uni-trier.de

Rickard Holsmark Coauthor index pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2011
14Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRickard Holsmark, Shashi Kumar: An Abstraction to Support Design of Deadlock-free Routing Algorithms for Large and Hierarchical NoCs. CIT 2011: 59-66
2010
13Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMaurizio Palesi, Rickard Holsmark, Xiaohang Wang, Shashi Kumar, Mei Yang, Yingtao Jiang, Vincenzo Catania: An Efficient Technique for In-order Packet Delivery with Adaptive Routing Algorithms in Networks on Chip. DSD 2010: 37-44
12Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRickard Holsmark, Shashi Kumar, Maurizio Palesi: A Multi-level Routing Scheme and Router Architecture to Support Hierarchical Routing in Large Network on Chip Platforms. Euro-Par Workshops 2010: 153-161
2009
11Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRickard Holsmark, Shashi Kumar, Maurizio Palesi, Andres Mejia: HiRA: A methodology for deadlock free routing in hierarchical networks on chip. NOCS 2009: 2-11
10Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMaurizio Palesi, Rickard Holsmark, Shashi Kumar, Vincenzo Catania: Application Specific Routing Algorithms for Networks on Chip. IEEE Trans. Parallel Distrib. Syst. 20(3): 316-330 (2009)
9Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAndres Mejia, Maurizio Palesi, Jose Flich, Shashi Kumar, Pedro López, Rickard Holsmark, José Duato: Region-Based Routing: A Mechanism to Support Efficient Routing Algorithms in NoCs. IEEE Trans. VLSI Syst. 17(3): 356-369 (2009)
2008
8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMaurizio Palesi, Giuseppe Longo, Salvatore Signorino, Rickard Holsmark, Shashi Kumar, Vincenzo Catania: Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms. NOCS 2008: 97-106
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRickard Holsmark, Maurizio Palesi, Shashi Kumar: Deadlock free routing algorithms for irregular mesh topology NoC systems with rectangular regions. Journal of Systems Architecture - Embedded Systems Design 54(3-4): 427-440 (2008)
2007
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMaurizio Palesi, Shashi Kumar, Rickard Holsmark, Vincenzo Catania: Exploiting Communication Concurrency for Efficient Deadlock Free Routing in Reconfigurable NoC Platforms. IPDPS 2007: 1-8
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRickard Holsmark, Shashi Kumar: Corrections to Chen and Chiu's Fault Tolerant Routing Algorithm for Mesh Networks. J. Inf. Sci. Eng. 23(6): 1649-1662 (2007)
2006
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMaurizio Palesi, Rickard Holsmark, Shashi Kumar, Vincenzo Catania: A methodology for design of application specific deadlock-free routing algorithms for NoC systems. CODES+ISSS 2006: 142-147
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRickard Holsmark, Maurizio Palesi, Shashi Kumar: Deadlock Free Routing Algorithms for Mesh Topology NoC Systems with Regions. DSD 2006: 696-703
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMaurizio Palesi, Shashi Kumar, Rickard Holsmark: A Method for Router Table Compression for Application Specific Routing in Mesh Topology NoC Architectures. SAMOS 2006: 373-384
2003
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRickard Holsmark, Magnus Högberg, Shashi Kumar: Modelling and Evaluation of a Network on Chip Architecture Using SDL. SDL Forum 2003: 166-182

Coauthor Index

1Vincenzo Catania [4] [6] [8] [10] [13]
2José Duato (José Duato Marín) [9]
3Jose Flich (José Flich) [9]
4Magnus Högberg [1]
5Yingtao Jiang [13]
6Shashi Kumar [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14]
7Giuseppe Longo [8]
8Pedro López (Pedro Juan López Rodríguez) [9]
9Andres Mejia [9] [11]
10Maurizio Palesi [2] [3] [4] [6] [7] [8] [9] [10] [11] [12] [13]
11Salvatore Signorino [8]
12Xiaohang Wang [13]
13Mei Yang [13]

Last update Sat Jun 2 20:57:36 2012 CET by the DBLP TeamThis material is Open Data Data released under the ODC-BY 1.0 license — See also our legal information page