 | 2010 |
|---|
| 5 |       | Tung Thanh Hoang,
Ulf Jalmbrant,
Erik der Hagopian,
Kasyab P. Subramaniyan,
Magnus Själander,
Per Larsson-Edefors:
Design space exploration for an embedded processor with flexible datapath interconnect.
ASAP 2010: 55-62 |
| 4 | | Muhammad Waqar Azhar,
Tung Thanh Hoang,
Per Larsson-Edefors:
Cyclic Redundancy Checking (CRC) Accelerator for the FlexCore Processor.
DSD 2010: 675-680 |
| 3 | | Tung Thanh Hoang,
Magnus Själander,
Per Larsson-Edefors:
A High-Speed, Energy-Efficient Two-Cycle Multiply-Accumulate (MAC) Architecture and Its Application to a Double-Throughput MAC Unit.
IEEE Trans. on Circuits and Systems 57-I(12): 3073-3081 (2010) |
| 2009 |
|---|
| 2 | | Tung Thanh Hoang,
Magnus Själander,
Per Larsson-Edefors:
Double Throughput Multiply-Accumulate unit for FlexCore processor enhancements.
IPDPS 2009: 1-7 |
| 1 | | Tung Thanh Hoang,
Magnus Själander,
Per Larsson-Edefors:
High-speed, energy-efficient 2-cycle Multiply-Accumulate architecture.
SoCC 2009: 119-122 |
Data released under the ODC-BY 1.0 license — See also our legal information page