Koji Hirairi

	2012
7		Tadashi Yasufuku, Koji Hirairi, Yu Pu, Yun Fei Zheng, Ryo Takahashi, Masato Sasaki, Hiroshi Fuketa, Atsushi Muramatsu, Masahiro Nomura, Hirofumi Shinohara, Makoto Takamiya, Takayasu Sakurai: 24% Power reduction by post-fabrication dual supply voltage control of 64 voltage domains in VDDmin limited ultra low voltage logic circuits. ISQED 2012: 586-591
6		Koji Hirairi, Yasuyuki Okuma, Hiroshi Fuketa, Tadashi Yasufuku, Makoto Takamiya, Masahiro Nomura, Hirofumi Shinohara, Takayasu Sakurai: 13% Power reduction in 16b integer unit in 40nm CMOS by adaptive power supply voltage control with parity-based error prediction and detection (PEPD) and fully integrated digital LDO. ISSCC 2012: 486-488
	2011
5		Hiroshi Fuketa, Koji Hirairi, Tadashi Yasufuku, Makoto Takamiya, Masahiro Nomura, Hirofumi Shinohara, Takayasu Sakurai: 12.7-times energy efficiency increase of 16-bit integer unit by power supply voltage (VDD) scaling from 1.2v to 310mv enabled by contention-less flip-flops (CLFF) and separated VDD between flip-flops and combinational logics. ISLPED 2011: 163-168
4		Tadashi Yasufuku, Satoshi Iida, Hiroshi Fuketa, Koji Hirairi, Masahiro Nomura, Makoto Takamiya, Takayasu Sakurai: Investigation of determinant factors of minimum operating voltage of logic gates in 65-nm CMOS. ISLPED 2011: 21-26
	2010
3		Yu Pu, Xin Zhang, Jim Huang, Atsushi Muramatsu, Masahiro Nomura, Koji Hirairi, Hidehiro Takata, Taro Sakurabayashi, Shinji Miyano, Makoto Takamiya, Takayasu Sakurai: Misleading energy and performance claims in sub/near threshold digital systems. ICCAD 2010: 625-631
	2007
2		Brian K. Flachs, Shigehiro Asano, Sang H. Dhong, H. Peter Hofstee, Gilles Gervais, Roy Kim, Tien Le, Peichun Liu, Jens Leenstra, John S. Liberty, Brad W. Michael, Hwa-Joon Oh, Silvia M. Müller, Osamu Takahashi, Koji Hirairi, Atsushi Kawasumi, Hiroaki Murakami, Hiromi Noro, Shoji Onishi, Juergen Pille, Joel Silberman, Suksoon Yong, Akiyuki Hatakeyama, Yukio Watanabe, Naoka Yano, Daniel A. Brokenshire, Mohammad Peyravian, VanDung To, Eiji Iwata: Microarchitecture and implementation of the synergistic processor in 65-nm and 90-nm SOI. IBM Journal of Research and Development 51(5): 529-544 (2007)
	2005
1		Osamu Takahashi, Russ Cook, Scott R. Cottier, Sang H. Dhong, Brian K. Flachs, Koji Hirairi, Atsushi Kawasumi, Hiroaki Murakami, Hiromi Noro, Hwa-Joon Oh, S. Onish, Juergen Pille, Joel Silberman: The circuit design of the synergistic processor element of a CELL processor. ICCAD 2005: 111-117

Coauthor Index

1	Shigehiro Asano	[2]
2	Daniel A. Brokenshire	[2]
3	Russ Cook	[1]
4	Scott R. Cottier	[1]
5	Sang H. Dhong	[1] [2]
6	Brian K. Flachs	[1] [2]
7	Hiroshi Fuketa	[4] [5] [6] [7]
8	Gilles Gervais	[2]
9	Akiyuki Hatakeyama	[2]
10	H. Peter Hofstee	[2]
11	Jim Huang	[3]
12	Satoshi Iida	[4]
13	Eiji Iwata	[2]
14	Atsushi Kawasumi	[1] [2]
15	Roy Kim	[2]
16	Tien Le	[2]
17	Jens Leenstra	[2]
18	John S. Liberty	[2]
19	Peichun Liu	[2]
20	Brad W. Michael	[2]
21	Shinji Miyano	[3]
22	Silvia M. Müller (Silvia Melitta Müller)	[2]
23	Hiroaki Murakami	[1] [2]
24	Atsushi Muramatsu	[3] [7]
25	Masahiro Nomura	[3] [4] [5] [6] [7]
26	Hiromi Noro	[1] [2]
27	Hwa-Joon Oh	[1] [2]
28	Yasuyuki Okuma	[6]
29	S. Onish	[1]
30	Shoji Onishi	[2]
31	Mohammad Peyravian	[2]
32	Juergen Pille (Jürgen Pille)	[1] [2]
33	Yu Pu	[3] [7]
34	Taro Sakurabayashi	[3]
35	Takayasu Sakurai	[3] [4] [5] [6] [7]
36	Masato Sasaki	[7]
37	Hirofumi Shinohara	[5] [6] [7]
38	Joel Silberman	[1] [2]
39	Osamu Takahashi	[1] [2]
40	Ryo Takahashi	[7]
41	Makoto Takamiya	[3] [4] [5] [6] [7]
42	Hidehiro Takata	[3]
43	VanDung To	[2]
44	Yukio Watanabe	[2]
45	Naoka Yano	[2]
46	Tadashi Yasufuku	[4] [5] [6] [7]
47	Suksoon Yong	[2]
48	Xin Zhang	[3]
49	Yun Fei Zheng	[7]

Last update Thu May 31 18:55:10 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page