Jun-ichi Hinata

	1994
1		Masahito Matsuo, Hiroyuki Kondo, Yukari Takata, Souichi Kobayashi, Mitsugu Satoh, Toyohiko Yoshida, Yuichi Saitoh, Jun-ichi Hinata: A 32-bit Superscalar Microprocessor with 64-Bit Processing and High Bandwidth DRAM Interface. ICCD 1994: 203-210

Coauthor Index

1	Souichi Kobayashi	[1]
2	Hiroyuki Kondo	[1]
3	Masahito Matsuo	[1]
4	Yuichi Saitoh	[1]
5	Mitsugu Satoh	[1]
6	Yukari Takata	[1]
7	Toyohiko Yoshida	[1]

Last update Sat Jun 2 20:57:36 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page