![]() | ![]() |
| 2005 | ||
|---|---|---|
| 1 | V. Kheterpal, Vyacheslav Rovner, T. G. Hersan, D. Motiani, Y. Takegawa, Andrzej J. Strojwas, Lawrence T. Pileggi: Design methodology for IC manufacturability based on regular logic-bricks. DAC 2005: 353-358 | |
| 1 | V. Kheterpal | [1] |
| 2 | D. Motiani | [1] |
| 3 | Lawrence T. Pileggi (Larry T. Pileggi, Lawrence T. Pillage) | [1] |
| 4 | Vyacheslav Rovner | [1] |
| 5 | Andrzej J. Strojwas (Andreas J. Strojwas) | [1] |
| 6 | Y. Takegawa | [1] |
Data released under the ODC-BY 1.0 license — See also our legal information page