 | 2012 |
|---|
| 7 |       | Jinjin He,
Huaping Liu,
Zhongfeng Wang,
Xinming Huang,
Kai Zhang:
High-Speed Low-Power Viterbi Decoder Design for TCM Decoders.
IEEE Trans. VLSI Syst. 20(4): 755-759 (2012) |
| 2010 |
|---|
| 6 | | Jinjin He,
Zhongfeng Wang,
Huaping Liu:
Memory-reduced MAP decoding for double-binary convolutional Turbo code.
ISCAS 2010: 469-472 |
| 5 | | Jinjin He,
Zhongfeng Wang,
Huaping Liu:
An Efficient 4-D 8PSK TCM Decoder Architecture.
IEEE Trans. VLSI Syst. 18(5): 808-817 (2010) |
| 2009 |
|---|
| 4 | | Jinjin He,
Zhongfeng Wang,
Zhiqiang Cui,
Li Li:
Towards an Optimal Trade-off of Viterbi Decoder Design.
ISCAS 2009: 3030-3033 |
| 2008 |
|---|
| 3 | | Jinjin He,
Jian Cui,
Lianxing Yang,
Zhongfeng Wang:
A low-complexity high-performance noncoherent receiver for GFSK signals.
ISCAS 2008: 1256-1259 |
| 2 | | Jinjin He,
Zhongfeng Wang,
Huaping Liu:
Low-complexity high-speed 4-D TCM decoder.
SiPS 2008: 216-220 |
| 2007 |
|---|
| 1 | | Lupin Chen,
Jinjin He,
Zhongfeng Wang:
Design of Low-Power Memory-Efficient Viterbi Decoder.
SiPS 2007: 132-135 |
Data released under the ODC-BY 1.0 license — See also our legal information page