Arash Hazeghi

	2011
3		Jie Zhang, Nishant Patil, Arash Hazeghi, H.-S. Philip Wong, Subhasish Mitra: Characterization and Design of Logic Circuits in the Presence of Carbon Nanotube Density Variations. IEEE Trans. on CAD of Integrated Circuits and Systems 30(8): 1103-1113 (2011)
	2009
2		Jie Zhang, Nishant Patil, Arash Hazeghi, Subhasish Mitra: Carbon nanotube circuits in the presence of carbon nanotube density variations. DAC 2009: 71-76
	2006
1		H.-S. Philip Wong, Jie Deng, Arash Hazeghi, Tejas Krishnamohan, Gordon C. Wan: Carbon nanotube transistor circuits: models and tools for design and performance optimization. ICCAD 2006: 651-654

Coauthor Index

1	Jie Deng	[1]
2	Tejas Krishnamohan	[1]
3	Subhasish Mitra	[2] [3]
4	Nishant Patil	[2] [3]
5	Gordon C. Wan	[1]
6	H.-S. Philip Wong	[1] [3]
7	Jie Zhang	[2] [3]

Last update Thu May 31 18:55:10 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page