Daisuke Hashimoto

	2011
5		Daisaburo Takashima, Hidehiro Shiga, Daisuke Hashimoto, Tadashi Miyakawa, Shinichiro Shiratake, Katsuhiko Hoya, Ryu Ogiwara, Ryosuke Takizawa, Ryosuke Doumae, Ryo Fukuda, Yohji Watanabe, Shuso Fujii, Tohru Ozaki, Hiroyuki Kanaya, Susumu Shuto, Koji Yamakawa, Iwao Kunishima, Takeshi Hamamoto, Akihiro Nitayama: A Scalable Shield-Bitline-Overdrive Technique for Sub-1.5 V Chain FeRAMs. J. Solid-State Circuits 46(9): 2171-2179 (2011)
	2010
4		Daisaburo Takashima, Hidehiro Shiga, Daisuke Hashimoto, Tadashi Miyakawa, Shinichiro Shiratake, Katsuhiko Hoya, Ryu Ogiwara, Ryosuke Takizawa, Ryosuke Doumae, Ryo Fukuda, Yohji Watanabe, Shuso Fujii, Tohru Ozaki, Hiroyuki Kanaya, Susumu Shuto, Koji Yamakawa, Iwao Kunishima, Takeshi Hamamoto, Akihiro Nitayama: A scalable shield-bitline-overdrive technique for 1.3V Chain FeRAM. ISSCC 2010: 262-263
3		Hidehiro Shiga, Daisaburo Takashima, Shinichiro Shiratake, Katsuhiko Hoya, Tadashi Miyakawa, Ryu Ogiwara, Ryo Fukuda, Ryosuke Takizawa, Kosuke Hatsuda, Fumiyoshi Matsuoka, Yasushi Nagadomi, Daisuke Hashimoto, Hisaaki Nishimura, Takeshi Hioka, Sumiko Doumae, Shoichi Shimizu, Mitsumo Kawano, Toyoki Taguchi, Yohji Watanabe, Shuso Fujii, Tohru Ozaki, Hiroyuki Kanaya, Yoshinori Kumura, Yoshiro Shimojo, Yuki Yamada, Yoshihiro Minami, Susumu Shuto, Koji Yamakawa, Soichi Yamazaki, Iwao Kunishima, Takeshi Hamamoto, Akihiro Nitayama, Tohru Furuyama: A 1.6 GB/s DDR2 128 Mb Chain FeRAM With Scalable Octal Bitline and Sensing Schemes. J. Solid-State Circuits 45(1): 142-152 (2010)
	2009
2		Hidehiro Shiga, Daisaburo Takashima, Shinichiro Shiratake, Katsuhiko Hoya, Tadashi Miyakawa, Ryu Ogiwara, Ryo Fukuda, Ryosuke Takizawa, Kosuke Hatsuda, Fumiyoshi Matsuoka, Yasushi Nagadomi, Daisuke Hashimoto, Hisaaki Nishimura, Takeshi Hioka, Sumiko Doumae, Shoichi Shimizu, Mitsumo Kawano, Toyoki Taguchi, Yohji Watanabe, Shuso Fujii, Tohru Ozaki, Hiroyuki Kanaya, Yoshinori Kumura, Yoshiro Shimojo, Yuki Yamada, Yoshihiro Minami, Susumu Shuto, Koji Yamakawa, Soichi Yamazaki, Iwao Kunishima, Takeshi Hamamoto, Akihiro Nitayama, Tohru Furuyama: A 1.6GB/s DDR2 128Mb chain FeRAM with scalable octal bitline and sensing schemes. ISSCC 2009: 464-465
	2007
1		Daisuke Hashimoto, Akira Tanaka, Masanori Yokoyama: Case study on RM-ODP and Enterprise Architecture. EDOCW 2007: 216-223

Coauthor Index

1	Ryosuke Doumae	[4] [5]
2	Sumiko Doumae (S. M. Doumae)	[2] [3]
3	Shuso Fujii	[2] [3] [4] [5]
4	Ryo Fukuda	[2] [3] [4] [5]
5	Tohru Furuyama	[2] [3]
6	Takeshi Hamamoto	[2] [3] [4] [5]
7	Kosuke Hatsuda	[2] [3]
8	Takeshi Hioka	[2] [3]
9	Katsuhiko Hoya	[2] [3] [4] [5]
10	Hiroyuki Kanaya	[2] [3] [4] [5]
11	Mitsumo Kawano	[2] [3]
12	Yoshinori Kumura	[2] [3]
13	Iwao Kunishima	[2] [3] [4] [5]
14	Fumiyoshi Matsuoka	[2] [3]
15	Yoshihiro Minami	[2] [3]
16	Tadashi Miyakawa	[2] [3] [4] [5]
17	Yasushi Nagadomi	[2] [3]
18	Hisaaki Nishimura	[2] [3]
19	Akihiro Nitayama	[2] [3] [4] [5]
20	Ryu Ogiwara	[2] [3] [4] [5]
21	Tohru Ozaki	[2] [3] [4] [5]
22	Hidehiro Shiga	[2] [3] [4] [5]
23	Shoichi Shimizu	[2] [3]
24	Yoshiro Shimojo	[2] [3]
25	Shinichiro Shiratake	[2] [3] [4] [5]
26	Susumu Shuto	[2] [3] [4] [5]
27	Toyoki Taguchi	[2] [3]
28	Daisaburo Takashima	[2] [3] [4] [5]
29	Ryosuke Takizawa	[2] [3] [4] [5]
30	Akira Tanaka	[1]
31	Yohji Watanabe	[2] [3] [4] [5]
32	Yuki Yamada	[2] [3]
33	Koji Yamakawa	[2] [3] [4] [5]
34	Soichi Yamazaki	[2] [3]
35	Masanori Yokoyama	[1]

Colors in the list of coauthors

Last update Thu May 31 18:55:10 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page