Tatsunori Hashida

	2011
4		Lei Zhao, Daisuke Ikebuchi, Yoshiki Saito, M. Kamata, Naomi Seki, Yu Kojima, Hideharu Amano, Satoshi Koyama, Tatsunori Hashida, Y. Umahashi, D. Masuda, Kimiyoshi Usami, Keiji Kimura, Mitaro Namiki, Seidai Takeda, Hiroshi Nakamura, Masaaki Kondo: Geyser-2: The second prototype CPU with fine-grained run-time power gating. ASP-DAC 2011: 87-88
	2010
3		Daisuke Ikebuchi, Naomi Seki, Yu Kojima, M. Kamata, Lei Zhao, Hideharu Amano, Toshiaki Shirai, Satoshi Koyama, Tatsunori Hashida, Y. Umahashi, Hiroki Masuda, Kimiyoshi Usami, Seidai Takeda, Hiroshi Nakamura, Mitaro Namiki, Masaaki Kondo: Geyser-1: a MIPS R3000 CPU core with fine-grained run-time power gating. ASP-DAC 2010: 369-370
2		Kimiyoshi Usami, Tatsunori Hashida, Satoshi Koyama, Tatsuya Yamamoto, Daisuke Ikebuchi, Hideharu Amano, Mitaro Namiki, Masaaki Kondo, Hiroshi Nakamura: Adaptive power gating for function units in a microprocessor. ISQED 2010: 29-37
	2009
1		Kimiyoshi Usami, Toshiaki Shirai, Tatsunori Hashida, Hiroki Masuda, Seidai Takeda, Mitsutaka Nakata, Naomi Seki, Hideharu Amano, Mitaro Namiki, Masashi Imai, Masaaki Kondo, Hiroshi Nakamura: Design and Implementation of Fine-Grain Power Gating with Ground Bounce Suppression. VLSI Design 2009: 381-386

Coauthor Index

1	Hideharu Amano	[1] [2] [3] [4]
2	Daisuke Ikebuchi	[2] [3] [4]
3	Masashi Imai	[1]
4	M. Kamata	[3] [4]
5	Keiji Kimura	[4]
6	Yu Kojima	[3] [4]
7	Masaaki Kondo	[1] [2] [3] [4]
8	Satoshi Koyama	[2] [3] [4]
9	D. Masuda	[4]
10	Hiroki Masuda	[1] [3]
11	Hiroshi Nakamura	[1] [2] [3] [4]
12	Mitsutaka Nakata	[1]
13	Mitaro Namiki	[1] [2] [3] [4]
14	Yoshiki Saito	[4]
15	Naomi Seki	[1] [3] [4]
16	Toshiaki Shirai	[1] [3]
17	Seidai Takeda	[1] [3] [4]
18	Y. Umahashi	[3] [4]
19	Kimiyoshi Usami	[1] [2] [3] [4]
20	Tatsuya Yamamoto	[2]
21	Lei Zhao	[3] [4]

Last update Thu May 31 18:55:10 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page