![]() | ![]() |
| 2011 | ||
|---|---|---|
| 6 | Rehan Ahmed, Peter Hallschmid: Modeling and Evaluation of Dynamic Partial Reconfigurable Datapaths for FPGA-Based Systems Using Stochastic Networks. FPL 2011: 70-75 | |
| 2008 | ||
| 5 | Peter Hallschmid, Resve Saleh: Fast Design Space Exploration Using Local Regression Modeling With Application to ASIPs. IEEE Trans. on CAD of Integrated Circuits and Systems 27(3): 508-515 (2008) | |
| 2007 | ||
| 4 | Peter Hallschmid, Resve Saleh: Automatic Cache Tuning for Energy-Efficiency using Local Regression Modeling. DAC 2007: 732-737 | |
| 2006 | ||
| 3 | Peter Hallschmid, Resve Saleh: Fast Configuration of an Energy-Efficient Branch Predictor. ISVLSI 2006: 289-294 | |
| 2005 | ||
| 2 | Peter Hallschmid, Steven J. E. Wilton: Routing architecture optimizations for high-density embedded programmable IP cores. IEEE Trans. VLSI Syst. 13(11): 1320-1324 (2005) | |
| 2001 | ||
| 1 | Peter Hallschmid, Steven J. E. Wilton: Detailed routing architectures for embedded programmable logic IP cores. FPGA 2001: 69-74 | |
| 1 | Rehan Ahmed | [6] |
| 2 | Resve A. Saleh (Resve Saleh, Res Saleh) | [3] [4] [5] |
| 3 | Steven J. E. Wilton | [1] [2] |
Colors in the list of coauthors
Last update Fri Jun 1 15:44:53 2012 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page