S. Grout

	1998
3		S. Grout, G. Ledenbach, R. G. Bushroe, P. Fisher, D. Cottrell, D. Mallis, S. DasGupta, J. Morrell, J. Sayah, R. Gupta, P. T. Patel, P. Adams: Hierarchy - A CHDStd Tool for the Coming Deep Submicron Complex Design Crisis. ASP-DAC 1998: 257-260
2		S. Grout, G. Ledenbach, R. G. Bushroe, P. Fisher, D. Cottrell, D. Mallis, S. DasGupta, J. Morrell, Amrich Chokhavtia: CHDStd - application support for reusable hierarchical interconnect timing views. ISPD 1998: 75-79
	1997
1		R. G. Bushroe, S. DasGupta, A. Dengi, P. Fisher, S. Grout, G. Ledenbach, N. S. Nagaraj, R. Steele: Chip hierarchical design system (CHDS): a foundation for timing-driven physical design into the 21st century. ISPD 1997: 212-217

Coauthor Index

1	P. Adams	[3]
2	R. G. Bushroe	[1] [2] [3]
3	Amrich Chokhavtia	[2]
4	D. Cottrell	[2] [3]
5	S. DasGupta	[1] [2] [3]
6	A. Dengi	[1]
7	P. Fisher	[1] [2] [3]
8	R. Gupta	[3]
9	G. Ledenbach	[1] [2] [3]
10	D. Mallis	[2] [3]
11	J. Morrell	[2] [3]
12	N. S. Nagaraj	[1]
13	P. T. Patel	[3]
14	J. Sayah	[3]
15	R. Steele	[1]

Last update Thu May 31 18:55:10 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page