Jonathan W. Greene

	2011
9		Jonathan W. Greene, Sinan Kaptanoglu, Wenyi Feng, Volker Hecht, Joel Landry, Fei Li, Anton Krouglyanskiy, Mihai Morosan, Val Pevzner: A 65nm flash-based FPGA fabric optimized for low cost and power. FPGA 2011: 87-96
	2009
8		Kristofer Vorwerk, Andrew A. Kennings, Jonathan W. Greene: Improving Simulated Annealing-Based FPGA Placement With Directed Moves. IEEE Trans. on CAD of Integrated Circuits and Systems 28(2): 179-192 (2009)
	2007
7		Kristofer Vorwerk, Andrew A. Kennings, Jonathan W. Greene, Doris T. Chen: Improving Annealing Via Directed Moves. FPL 2007: 363-370
6		Wenyi Feng, Jonathan W. Greene: Post-Placement Interconnect Entropy. IEEE Trans. VLSI Syst. 15(8): 945-948 (2007)
	2006
5		Wenyi Feng, Jonathan W. Greene: Post-placement interconnect entropy. FPGA 2006: 227
4		Wenyi Feng, Jonathan W. Greene: Post-placement interconnect entropy: how many configuration bits does a programmable logic device need? SLIP 2006: 41-48
	1993
3		Vwani P. Roychowdhury, Jonathan W. Greene, Abbas El Gamal: Segmented channel routing. IEEE Trans. on CAD of Integrated Circuits and Systems 12(1): 79-95 (1993)
	1990
2		Jonathan W. Greene, Vwani P. Roychowdhury, Sinan Kaptanoglu, Abbas El Gamal: Segmented Channel Routing. DAC 1990: 567-572
	1984
1		Jonathan W. Greene, Abbas El Gamal: Configuration of VLSI Arrays in the Presence of Defects. J. ACM 31(4): 694-717 (1984)

Coauthor Index

1	Doris T. Chen	[7]
2	Wenyi Feng	[4] [5] [6] [9]
3	Abbas El Gamal (Abbas A. El Gamal)	[1] [2] [3]
4	Volker Hecht	[9]
5	Sinan Kaptanoglu	[2] [9]
6	Andrew A. Kennings	[7] [8]
7	Anton Krouglyanskiy	[9]
8	Joel Landry	[9]
9	Fei Li	[9]
10	Mihai Morosan	[9]
11	Val Pevzner	[9]
12	Vwani P. Roychowdhury	[2] [3]
13	Kristofer Vorwerk	[7] [8]

Last update Fri Jun 1 15:44:53 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page