![]() | ![]() |
| 2009 | ||
|---|---|---|
| 4 | Ahmad Yazdi, M. M. Green: A 40Gb/s full-rate 2: 1 MUX in 0.18µm CMOS. ISSCC 2009: 362-363 | |
| 2001 | ||
| 3 | Xiaoqiang Shou, M. M. Green: A family of CMOS latches with 3 stable operating points. ISCAS (1) 2001: 109-112 | |
| 2 | Xiaoqiang Shou, Leonid B. Goldgeisser, M. M. Green: A methodology for constructing two-transistor multistable circuits. ISCAS (3) 2001: 377-380 | |
| 1999 | ||
| 1 | Leonid B. Goldgeisser, M. M. Green: Some two-transistor circuits possess more than three operating points. ISCAS (5) 1999: 302-305 | |
| 1 | Leonid B. Goldgeisser | [1] [2] |
| 2 | Xiaoqiang Shou | [2] [3] |
| 3 | Ahmad Yazdi | [4] |
Colors in the list of coauthors
Last update Fri Jun 1 15:44:53 2012 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page