 | 2012 |
|---|
| 7 |       | Helmut Graeb:
ITRS 2011 Analog EDA Challenges and Approaches.
DATE 2012: 1150-1155 |
| 2011 |
|---|
| 6 | | Husni M. Habal,
Helmut Graeb:
Constraint-Based Layout-Driven Sizing of Analog Circuits.
IEEE Trans. on CAD of Integrated Circuits and Systems 30(8): 1089-1102 (2011) |
| 2010 |
|---|
| 5 | | Xin Pan,
Helmut Graeb:
Reliability analysis of analog circuits using quadratic lifetime worst-case distance prediction.
CICC 2010: 1-4 |
| 4 | | Daniel Mueller-Gritschneder,
Helmut Graeb:
Computation of yield-optimized Pareto fronts for analog integrated circuit specifications.
DATE 2010: 1088-1093 |
| 3 | | Xin Pan,
Helmut Graeb:
Reliability analysis of analog circuits by lifetime yield prediction using worst-case distance degradation rate.
ISQED 2010: 861-865 |
| 2009 |
|---|
| 2 | | Erich Barke,
Darius Grabowski,
Helmut Graeb,
Lars Hedrich,
Stefan Heinen,
Ralf Popp,
Sebastian Steinhorst,
Yifan Wang:
Formal approaches to analog circuit verification.
DATE 2009: 724-729 |
| 1 | | Xin Pan,
Helmut Graeb:
Degradation-aware analog design flow for lifetime yield analysis and optimization.
ICECS 2009: 667-670 |
Data released under the ODC-BY 1.0 license — See also our legal information page