A. J. van de Goor

	2011
103		A. J. van de Goor, Said Hamdioui, Halil Kukner: Generic, orthogonal and low-cost March Element based memory BIST. ITC 2011: 1-10
	2010
102		A. J. van de Goor, Georgi Gaydadjiev, Said Hamdioui: Memory testing with a RISC microcontroller. DATE 2010: 214-219
101		A. J. van de Goor, Said Hamdioui, Georgi Gaydadjiev: Using a CISC microcontroller to test embedded memories. DDECS 2010: 261-266
100		A. J. van de Goor, Christian Jung, Said Hamdioui, Georgi Gaydadjiev: Low-cost, customized and flexible SRAM MBIST engine. DDECS 2010: 382-387
99		Said Hamdioui, A. J. van de Goor: Advanced embedded memory testing: Reducing the defect per million level at lower test cost. DDECS 2010: 7
	2009
98		A. J. van de Goor, Said Hamdioui, Georgi Nedeltchev Gaydadjiev, Zaid Al-Ars: New Algorithms for Address Decoder Delay Faults and Bit Line Imbalance Faults. Asian Test Symposium 2009: 391-396
	2008
97		Zaid Al-Ars, Said Hamdioui, A. J. van de Goor, Georg Mueller: Defect Oriented Testing of the Strap Problem Under Process Variations in DRAMs. ITC 2008: 1-10
	2006
96		Zaid Al-Ars, Said Hamdioui, A. J. van de Goor: Space of DRAM fault models and corresponding testing. DATE 2006: 1252-1257
95		Zaid Al-Ars, Said Hamdioui, A. J. van de Goor, Georgi Gaydadjiev, Jörg E. Vollrath: DRAM-Specific Space of Memory Tests. ITC 2006: 1-10
94		Said Hamdioui, Zaid Al-Ars, A. J. van de Goor: Opens and Delay Faults in CMOS RAM Address Decoders. IEEE Trans. Computers 55(12): 1630-1639 (2006)
93		Zaid Al-Ars, Said Hamdioui, A. J. van de Goor, Sultan M. Al-Harbi: Influence of Bit-Line Coupling and Twisting on the Faulty Behavior of DRAMs. IEEE Trans. on CAD of Integrated Circuits and Systems 25(12): 2989-2996 (2006)
	2005
92		Zaid Al-Ars, Said Hamdioui, Georg Mueller, A. J. van de Goor: Framework for Fault Analysis and Test Generation in DRAMs. DATE 2005: 1020-1021
	2004
91		Zaid Al-Ars, A. J. van de Goor: Soft Faults and the Importance of Stresses in Memory Testing. DATE 2004: 1084-1091
90		A. J. van de Goor, Said Hamdioui, Rob Wadsworth: Detecting Faults in the Peripheral Circuits and an Evaluation of SRAM Tests. ITC 2004: 114-123
89		A. J. van de Goor, Said Hamdioui, Zaid Al-Ars: The Effectiveness of the Scan Test and Its New Variants. MTDT 2004: 26-31
88		Zaid Al-Ars, Martin Herzog, Ivo Schanstra, A. J. van de Goor: Influence of Bit Line Twisting on the Faulty Behavior of DRAMs. MTDT 2004: 32-37
87		Said Hamdioui, Georgi Gaydadjiev, A. J. van de Goor: The State-of-Art and Future Trends in Testing Embedded Memories. MTDT 2004: 54-59
86		Zaid Al-Ars, Said Hamdioui, A. J. van de Goor: Effects of Bit Line Coupling on the Faulty Behavior of DRAMs. VTS 2004: 117-122
85		A. J. van de Goor: An Industrial Evaluation of DRAM Tests. IEEE Design & Test of Computers 21(5): 430-440 (2004)
84		Said Hamdioui, Zaid Al-Ars, A. J. van de Goor, Mike Rodgers: Linked faults in random access memories: concept, fault models, test algorithms, and industrial results. IEEE Trans. on CAD of Integrated Circuits and Systems 23(5): 737-757 (2004)
83		Said Hamdioui, Rob Wadsworth, John Delos Reyes, A. J. van de Goor: Memory Fault Modeling Trends: A Case Study. J. Electronic Testing 20(3): 245-255 (2004)
	2003
82		Zaid Al-Ars, A. J. van de Goor: Analyzing the Impact of Process Variations on DRAM Testing Using Border Resistance Traces. Asian Test Symposium 2003: 24-27
81		Said Hamdioui, Zaid Al-Ars, A. J. van de Goor, Mike Rodgers: March SL: A Test For All Static Linked Memory Faults. Asian Test Symposium 2003: 372-377
80		Zaid Al-Ars, A. J. van de Goor, Jens Braun, Detlev Richter: Optimizing Stresses for Testing DRAM Cell Defects Using Electrical Simulation. DATE 2003: 10484-10489
79		Ivo Schanstra, A. J. van de Goor: Consequences of RAM Bitline Twisting for Test Coverage. DATE 2003: 11176-11177
78		Zaid Al-Ars, A. J. van de Goor: Systematic Memory Test Generation for DRAM Defects Causing Two Floating Nodes. MTDT 2003: 27-32
77		Zaid Al-Ars, Said Hamdioui, A. J. van de Goor: A Fault Primitive Based Analysis of Linked Faults in RAMs. MTDT 2003: 33-
76		Said Hamdioui, A. J. van de Goor, Mike Rodgers: Detecting Intra-Word Faults in Word-Oriented Memories. VTS 2003: 241-247
75		A. J. van de Goor, Issam B. S. Tlili: A Systematic Method for Modifying March Tests for Bit-Oriented Memories into Tests for Word-Oriented Memories. IEEE Trans. Computers 52(10): 1320-1331 (2003)
74		Zaid Al-Ars, A. J. van de Goor: Static and Dynamic Behavior of Memory Cell Array Spot Defects in Embedded DRAMs. IEEE Trans. Computers 52(3): 293-309 (2003)
73		Zaid Al-Ars, A. J. van de Goor: Test generation and optimization for DRAM cell defects using electrical simulation. IEEE Trans. on CAD of Integrated Circuits and Systems 22(10): 1371-1384 (2003)
72		Said Hamdioui, Zaid Al-Ars, A. J. van de Goor, Mike Rodgers: Dynamic Faults in Random-Access-Memories: Concept, Fault Models and Tests. J. Electronic Testing 19(2): 195-205 (2003)
	2002
71		Zaid Al-Ars, A. J. van de Goor: DRAM Specific Approximation of the Faulty Behavior of Cell Defects. Asian Test Symposium 2002: 98-103
70		Zaid Al-Ars, A. J. van de Goor: Modeling Techniques and Tests for Partial Faults in Memory Devices. DATE 2002: 89-93
69		A. J. van de Goor, Magdy S. Abadir, Alan Carlin: Minimal Test for Coupling Faults in Word-Oriented Memories. DATE 2002: 944-948
68		A. J. van de Goor, Ivo Schanstra: Address and Data Scrambling: Causes and Impact on Memory Tests. DELTA 2002: 128-136
67		M. J. Geuzebroek, J. Th. van der Linden, A. J. van de Goor: Test Point Insertion that Facilitates ATPG in Reducing Test Time and Data Volume. ITC 2002: 138-147
66		Said Hamdioui, A. J. van de Goor, Mike Rodgers: March SS: A Test for All Static Simple RAM Faults. MTDT 2002: 95-100
65		Said Hamdioui, Zaid Al-Ars, A. J. van de Goor: Testing Static and Dynamic Faults in Random Access Memories. VTS 2002: 395-400
64		Zaid Al-Ars, A. J. van de Goor: Approximating Infinite Dynamic Behavior for DRAM Cell Defects. VTS 2002: 401-406
63		Said Hamdioui, A. J. van de Goor: Efficient Tests for Realistic Faults in Dual-Port SRAMs. IEEE Trans. Computers 51(5): 460-473 (2002)
62		Said Hamdioui, A. J. van de Goor: Thorough testing of any multiport memory with linear tests. IEEE Trans. on CAD of Integrated Circuits and Systems 21(2): 217-231 (2002)
	2001
61		Serge N. Demidenko, A. J. van de Goor, S. Henderson, P. Knoppers: Simulation and Development of Short Transparent Tests for RAM. Asian Test Symposium 2001: 164-
60		Matthias Klaus, A. J. van de Goor: Tests for Resistive and Capacitive Defects in Address Decoders. Asian Test Symposium 2001: 31-36
59		Said Hamdioui, A. J. van de Goor, David Eastwick, Mike Rodgers: Detecting Unique Faults in Multi-port SRAMs. Asian Test Symposium 2001: 37-42
58		Zaid Al-Ars, A. J. van de Goor, Jens Braun, Detlev Richter: A Memory Specific Notation for Fault Modeling. Asian Test Symposium 2001: 43-
57		Zaid Al-Ars, A. J. van de Goor: Static and dynamic behavior of memory cell array opens and shorts in embedded DRAMs. DATE 2001: 496-503
56		Zaid Al-Ars, A. J. van de Goor, Jens Braun, Detlev Richter: Simulation based analysis of temperature effect on the faulty behavior of embedded DRAMs. ITC 2001: 783-792
55		Zaid Al-Ars, A. J. van de Goor: Transient Faults in DRAMs: Concepts, Analysis and Impact on Tests. MTDT 2001: 59-64
54		Said Hamdioui, A. J. van de Goor, David Eastwick, Mike Rodgers: Realistic Fault Models and Test Procedures for Multi-Port SRAMs. MTDT 2001: 65-72
	2000
53		Said Hamdioui, A. J. van de Goor: An experimental analysis of spot defects in SRAMs: realistic fault models and tests. Asian Test Symposium 2000: 131-138
52		Zaid Al-Ars, A. J. van de Goor: Impact of memory cell array bridges on the faulty behavior in embedded DRAMs. Asian Test Symposium 2000: 282-289
51		M. J. Geuzebroek, J. Th. van der Linden, A. J. van de Goor: Test point insertion for compact test sets. ITC 2000: 292-301
50		A. J. van de Goor, A. Paalvast: Industrial evaluation of DRAM SIMM tests. ITC 2000: 426-435
49		Said Hamdioui, A. J. van de Goor, Mike Rodgers, David Eastwick: March Tests for Realistic Faults in Two-Port Memories. MTDT 2000: 73-78
48		A. J. van de Goor, Zaid Al-Ars: Functional Memory Faults: A Formal Notation and a Taxonomy. VTS 2000: 281-290
47		Said Hamdioui, A. J. van de Goor: Testing Address Decoder Faults in Two-Port Memories: Fault Models, Tests, Consequences of Port Restrictions, and Test Strategy. J. Electronic Testing 16(5): 487-498 (2000)
	1999
46		Mario H. Konijnenburg, Hans van der Linden, A. J. van de Goor: Fault (In)Dependent Cost Estimates and Conflict-Directed Backtracking to Guide Sequential Circuit Test Generation. Asian Test Symposium 1999: 185-191
45		A. J. van de Goor, J. E. Simonse: Defining SRAM Resistive Defects and Their Simulation Stimuli. Asian Test Symposium 1999: 33-40
44		Said Hamdioui, A. J. van de Goor: March Tests for Word-Oriented Two-Port Memories. Asian Test Symposium 1999: 53-
43		A. J. van de Goor, J. de Neef: Industrial Evaluation of DRAM Tests. DATE 1999: 623-630
42		M. H. Konijnenburg, J. Th. van der Linden, A. J. van de Goor: Illegal State Space Identification for Sequential Circuit Test Generation. DATE 1999: 741-746
41		Said Hamdioui, A. J. van de Goor: Port interference faults in two-port memories. ITC 1999: 1001-1010
40		M. H. Konijnenburg, J. Th. van der Linden, A. J. van de Goor: Testability of the Philips 80C51 micro-controller. ITC 1999: 820-829
39		A. J. van de Goor, Ivo Schanstra: Industrial evaluation of stress combinations for march tests applied to SRAMs. ITC 1999: 983-992
38		Daniel P. Van der Velde, A. J. van de Goor: Designing a Memory Module Tester. MTDT 1999: 91-
	1998
37		J. Th. van der Linden, M. H. Konijnenburg, A. J. van de Goor: Complete Search in Test Generation for Industrial Circuits with Improved Bus-Conflict Detection. Asian Test Symposium 1998: 212-
36		Said Hamdioui, A. J. van de Goor: Consequences of Port Restriction on Testing Address Decoders in Two-Port Memories. Asian Test Symposium 1998: 340-347
35		A. J. van de Goor: Answers to the Key Issues. Asian Test Symposium 1998: 520
34		A. J. van de Goor, Issam B. S. Tlili: March Tests for Word-Oriented Memories. DATE 1998: 501-508
33		Said Hamdioui, A. J. van de Goor: Consequences of port restrictions on testing two-port memories. ITC 1998: 63-72
32		Ivo Schanstra, Dharmajaya Lukita, A. J. van de Goor, Kees Veelenturf, Paul J. van Wijnen: Semiconductor manufacturing process monitoring using built-in self-test for embedded memories. ITC 1998: 872-881
31		A. J. van de Goor, Said Hamdioui: Fault Models and Tests for Two-Port Memories. VTS 1998: 401-410
	1997
30		A. J. van de Goor, Georgi Gaydadjiev, Vyacheslav N. Yarmolik, V. G. Mikitjuk: March LA: a test for linked memory faults. ED&TC 1997: 627
29		A. J. van de Goor, Mike Lin: The Implementation of Pseudo-Random Memory Tests on Commercial Memory Testers. ITC 1997: 226-235
28		M. H. Konijnenburg, J. Th. van der Linden, A. J. van de Goor: Sequential Test Generation with Advanced Illegal State Search. ITC 1997: 733-742
27		A. J. van de Goor, Issam B. S. Tlili: Disturb Neighborhood Pattern Sensitive Fault. VTS 1997: 37-47
	1996
26		A. J. van de Goor, Georgi Gaydadjiev: Realistic Linked Memory Cell Array Faults. Asian Test Symposium 1996: 183-188
25		J. Th. van der Linden, M. H. Konijnenburg, A. J. van de Goor: Circuit Partitioned Automatic Test Pattern Generation Constrained by Three-State Buses and Restrictors. Asian Test Symposium 1996: 29-33
24		M. H. Konijnenburg, J. Th. van der Linden, A. J. van de Goor: Accelerated Compact Test Set Generation for Three-State Circuits. ITC 1996: 29-38
23		A. J. van de Goor, Georgi Gaydadjiev, V. G. Mikitjuk, Vyacheslav N. Yarmolik: March LR: a test for realistic linked faults. VTS 1996: 272-280
	1995
22		Jos van Sas, Erik Huyskens, Hans Naert, Fred Schell, A. J. van de Goor: Coping with Re-usability Using Sequential ATPG: A Practical Case Study. ITC 1995: 252-261
21		M. H. Konijnenburg, J. Th. van der Linden, A. J. van de Goor: Compact test sets for industrial circuits. VTS 1995: 358-366
	1994
20		A. J. van de Goor, Yervant Zorian, Ivo Schanstra: Functional Tests for Ring-Address SRAM-type FIFOs. EDAC-ETC-EUROASIC 1994: 666
19		Fabian Klass, Michael J. Flynn, A. J. van de Goor: A 16x16-bit Static CMOS Wave-Pipelined Multiplier. ISCAS 1994: 143-146
18		Yervant Zorian, A. J. van de Goor, Ivo Schanstra: An Effective BIST Scheme for Ring-Address Type FIFOs. ITC 1994: 378-387
17		J. Th. van der Linden, M. H. Konijnenburg, A. J. van de Goor: Parallel Pattern Fast Fault Simulation for Three-State Circuits and Bidirectional I/O. ITC 1994: 604-613
16		A. J. van de Goor, B. Smit: Generating March Tests Automatically. ITC 1994: 870-878
15		A. J. van de Goor, Yervant Zorian: Effective march algorithms for testing single-order addressed memories. J. Electronic Testing 5(4): 337-345 (1994)
14		Fabian Klass, Michael J. Flynn, A. J. van de Goor: Fast multiplication in VLSI using wave pipelining techniques. VLSI Signal Processing 7(3): 233-248 (1994)
	1993
13		M. H. Konijnenburg, J. Th. van der Linden, A. J. van de Goor: Test Pattern Generation with Restrictors. ITC 1993: 598-605
12		A. J. van de Goor: Using March Tests to Test SRAMs. IEEE Design & Test of Computers 10(1): 8-14 (1993)
	1992
11		A. J. van de Goor, Th. J. W. Verhallen: Functional Testing of Current Microprocessors (applied to the Intel i860TM). ITC 1992: 684-695
	1991
10		Vlad. Hert, A. J. van de Goor: Truth Table Verification for one-Dimensional CMOS ILA's. Fault-Tolerant Computing Systems 1991: 205-216
9		Gert-Jan Tromp, A. J. van de Goor: Logic Synthesis of 100-percent Testable Logic Networks. ICCD 1991: 428-431
8		A. J. van de Goor, P. C. M. van der Arend, Gert-Jan Tromp: Locating Bridging Faults in Memory Arrays. ITC 1991: 685-694
	1990
7		A. J. van de Goor, C. A. Verruijt: An Overview of Deterministic Functional RAM Chip Testing. ACM Comput. Surv. 22(1): 5-33 (1990)
	1989
6		A. J. van de Goor: Computer architecture and design. Addison-Wesley 1989: I-XVIII, 1-633
5		A. J. van de Goor, Henk Corporaal: DOAS: an object oriented architecture supporting secure languages. MICRO 1989: 127-134
	1988
4		A. J. van de Goor, A. Moolenaar: UNIX I/O in a Multiprocessor System. USENIX Winter 1988: 251-258
3		Petra De Jong, A. J. van de Goor: Test Pattern Generation for API Faults in RAM. IEEE Trans. Computers 37(11): 1426-1428 (1988)
	1986
2		M. D. Janssens, J. K. Annot, A. J. van de Goor: Adapting UNIX for a Multiprocessor Environment. Commun. ACM 29(9): 895-901 (1986)
1		J. K. Annot, M. D. Janssens, A. J. van de Goor: Comments on Morris's Starvation-Free Solution to the Mutual Exclusion Problem. Inf. Process. Lett. 23(2): 91-97 (1986)

Coauthor Index

1	Magdy S. Abadir	[69]
2	Zaid Al-Ars	[48] [52] [55] [56] [57] [58] [64] [65] [70] [71] [72] [73] [74] [77] [78] [80] [81] [82] [84] [86] [88] [89] [91] [92] [93] [94] [95] [96] [97] [98]
3	Sultan M. Al-Harbi	[93]
4	J. K. Annot	[1] [2]
5	P. C. M. van der Arend	[8]
6	Jens Braun	[56] [58] [80]
7	Alan Carlin	[69]
8	Henk Corporaal	[5]
9	Serge N. Demidenko	[61]
10	David Eastwick	[49] [54] [59]
11	Michael J. Flynn	[14] [19]
12	Georgi Gaydadjiev (Georgi Nedeltchev Gaydadjiev)	[23] [26] [30] [87] [95] [98] [100] [101] [102]
13	M. J. Geuzebroek	[51] [67]
14	Said Hamdioui	[31] [33] [36] [41] [44] [47] [49] [53] [54] [59] [62] [63] [65] [66] [72] [76] [77] [81] [83] [84] [86] [87] [89] [90] [92] [93] [94] [95] [96] [97] [98] [99] [100] [101] [102] [103]
15	S. Henderson	[61]
16	Vlad. Hert	[10]
17	Martin Herzog	[88]
18	Erik Huyskens	[22]
19	M. D. Janssens	[1] [2]
20	Petra De Jong	[3]
21	Christian Jung	[100]
22	Fabian Klass	[14] [19]
23	Matthias Klaus	[60]
24	P. Knoppers	[61]
25	Mario H. Konijnenburg (M. H. Konijnenburg)	[13] [17] [21] [24] [25] [28] [37] [40] [42] [46]
26	Halil Kukner	[103]
27	Mike Lin	[29]
28	Hans van der Linden	[46]
29	J. Th. van der Linden	[13] [17] [21] [24] [25] [28] [37] [40] [42] [51] [67]
30	Dharmajaya Lukita	[32]
31	V. G. Mikitjuk	[23] [30]
32	A. Moolenaar	[4]
33	Georg Mueller	[92] [97]
34	Hans Naert	[22]
35	J. de Neef	[43]
36	A. Paalvast	[50]
37	John Delos Reyes	[83]
38	Detlev Richter	[56] [58] [80]
39	Mike Rodgers	[49] [54] [59] [66] [72] [76] [81] [84]
40	Jos van Sas	[22]
41	Ivo Schanstra	[18] [20] [32] [39] [68] [79] [88]
42	Fred Schell	[22]
43	J. E. Simonse	[45]
44	B. Smit	[16]
45	Issam B. S. Tlili	[27] [34] [75]
46	Gert-Jan Tromp	[8] [9]
47	Kees Veelenturf	[32]
48	Daniel P. Van der Velde	[38]
49	Th. J. W. Verhallen	[11]
50	C. A. Verruijt	[7]
51	Jörg E. Vollrath	[95]
52	Rob Wadsworth	[83] [90]
53	Paul J. van Wijnen	[32]
54	Vyacheslav N. Yarmolik (V. N. Yarmolik, Vyacheslav Nikolaevich Yarmolik)	[23] [30]
55	Yervant Zorian	[15] [18] [20]

Colors in the list of coauthors

Last update Wed May 30 22:34:44 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page