Robert T. Golla

	2012
3		Jinuk Luke Shin, Heechoul Park, Hongping Li, Alan Smith, Youngmoon Choi, Harikaran Sathianathan, Sudesna Dash, Sebastian Turullols, Song Kim, Robert Masleid, Georgios Konstadinidis, Robert T. Golla, Mary Jo Doherty, Greg Grohoski, Curtis McAllister: The next-generation 64b SPARC core in a T4 SoC processor. ISSCC 2012: 60-62
2		Manish Shah, Robert T. Golla, Greg Grohoski, Paul J. Jordan, Jama Barreh, Jeffrey Brooks, Mark Greenberg, Gideon Levinsky, Mark Luttrell, Christopher Olson, Zeid Samoail, Matt Smittle, Thomas A. Ziaja: Sparc T4: A Dynamically Threaded Server-on-a-Chip. IEEE Micro 32(2): 8-19 (2012)
	1994
1		Jama Barreh, Robert T. Golla, L. Baba Arimilli, Paul J. Jordan: POWER2 instruction cache unit. IBM Journal of Research and Development 38(5): 537-544 (1994)

Coauthor Index

1	L. Baba Arimilli	[1]
2	Jama Barreh	[1] [2]
3	Jeffrey Brooks	[2]
4	Youngmoon Choi	[3]
5	Sudesna Dash	[3]
6	Mary Jo Doherty	[3]
7	Mark Greenberg	[2]
8	Greg Grohoski	[2] [3]
9	Paul J. Jordan	[1] [2]
10	Song Kim	[3]
11	Georgios Konstadinidis	[3]
12	Gideon Levinsky	[2]
13	Hongping Li	[3]
14	Mark Luttrell	[2]
15	Robert Masleid	[3]
16	Curtis McAllister	[3]
17	Christopher Olson	[2]
18	Heechoul Park	[3]
19	Zeid Samoail	[2]
20	Harikaran Sathianathan	[3]
21	Manish Shah	[2]
22	Jinuk Luke Shin	[3]
23	Alan Smith	[3]
24	Matt Smittle	[2]
25	Sebastian Turullols	[3]
26	Thomas A. Ziaja	[2]

Last update Wed May 30 22:34:44 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page