Samiran Ganguly

	2007
2		Deblina Sarkar, Samiran Ganguly, Deepanjan Datta, A. Ananda Prasad Sarab, Sudeb Dasgupta: Modeling of Leakages in Nano-Scale DG MOSFET to Implement Low Power SRAM: A Device/Circuit Co-Design. VLSI Design 2007: 183-188
	2006
1		Deepanjan Datta, Samiran Ganguly: Design of Multi-bit SET Adder and Its Fault Simulation. VLSI Design 2006: 549-552

Coauthor Index

1	Sudeb Dasgupta	[2]
2	Deepanjan Datta	[1] [2]
3	A. Ananda Prasad Sarab	[2]
4	Deblina Sarkar	[2]

Last update Wed May 30 22:34:44 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page