![]() | ![]() |
| 2011 | ||
|---|---|---|
| 55 | Ekawat Homsirikamol, Marcin Rogawski, Kris Gaj: Throughput vs. Area Trade-offs in High-Speed Architectures of Five Round 3 SHA-3 Candidates Implemented Using Xilinx and Altera FPGAs. CHES 2011: 491-506 | |
| 54 | Kris Gaj: Cryptographic Contests: Toward Fair and Comprehensive Benchmarking of Cryptographic Algorithms in Hardware (Abstract). DSD 2011: 11 | |
| 53 | Xin Xin, Jens-Peter Kaps, Kris Gaj: A Configurable Ring-Oscillator-Based PUF for Xilinx FPGAs. DSD 2011: 651-657 | |
| 52 | Rabia Shahid, Malik Umar Sharif, Marcin Rogawski, Kris Gaj: Use of embedded FPGA resources in implementations of 14 round 2 SHA-3 candidates. FPT 2011: 1-9 | |
| 51 | Marcin Rogawski, Kris Gaj: Groestl Tweaks and their Effect on FPGA Results. IACR Cryptology ePrint Archive 2011: 635 (2011) | |
| 50 | Miaoqing Huang, Kris Gaj, Tarek A. El-Ghazawi: New Hardware Architectures for Montgomery Modular Multiplication Algorithm. IEEE Trans. Computers 60(7): 923-936 (2011) | |
| 49 | Kris Gaj, Rainer Steinwandt: Hardware architectures for algebra, cryptology, and number theory. Integration 44(4): 257-258 (2011) | |
| 2010 | ||
| 48 | Kris Gaj, Ekawat Homsirikamol, Marcin Rogawski: Fair and Comprehensive Methodology for Comparing Hardware Performance of Fourteen Round Two SHA-3 Candidates Using FPGAs. CHES 2010: 264-278 | |
| 47 | Kris Gaj, Jens-Peter Kaps, Venkata Amirineni, Marcin Rogawski, Ekawat Homsirikamol, Benjamin Y. Brewster: ATHENa - Automated Tool for Hardware EvaluatioN: Toward Fair and Comprehensive Benchmarking of Cryptographic Hardware Using FPGAs. FPL 2010: 414-421 | |
| 46 | Ekawat Homsirikamol, Marcin Rogawski, Kris Gaj: Comparing Hardware Performance of Fourteen Round Two SHA-3 Candidates Using FPGAs. IACR Cryptology ePrint Archive 2010: 445 (2010) | |
| 45 | Kris Gaj, Soonhak Kwon, Patrick Baier, Paul Kohlbrenner, Hoang Le, Mohammed Khaleeluddin, Ramakrishna Bachimanchi, Marcin Rogawski: Area-Time Efficient Implementation of the Elliptic Curve Method of Factoring in Reconfigurable Hardware for Application in the Number Field Sieve. IEEE Trans. Computers 59(9): 1264-1280 (2010) | |
| 2009 | ||
| 44 | Christophe Clavier, Kris Gaj: Cryptographic Hardware and Embedded Systems - CHES 2009, 11th International Workshop, Lausanne, Switzerland, September 6-9, 2009, Proceedings Springer 2009 | |
| 43 | Chang Shu, Soonhak Kwon, Kris Gaj: Reconfigurable Computing Approach for Tate Pairing Cryptosystems over Binary Fields. IEEE Trans. Computers 58(9): 1221-1237 (2009) | |
| 2008 | ||
| 42 | Miaoqing Huang, Kris Gaj, Soonhak Kwon, Tarek A. El-Ghazawi: An Optimized Hardware Architecture for the Montgomery Multiplication Algorithm. Public Key Cryptography 2008: 214-228 | |
| 41 | Tarek A. El-Ghazawi, Esam El-Araby, Miaoqing Huang, Kris Gaj, Volodymyr V. Kindratenko, Duncan A. Buell: The Promise of High-Performance Reconfigurable Computing. IEEE Computer 41(2): 69-76 (2008) | |
| 40 | Chang Shu, Soonhak Kwon, Kris Gaj: FPGA accelerated multipliers over binary composite fields constructed via low hamming weight irreducible polynomials. IET Computers & Digital Techniques 2(1): 6-11 (2008) | |
| 39 | Proshanta Saha, Esam El-Araby, Miaoqing Huang, Mohamed Taher, Sergio López-Buedo, Tarek A. El-Ghazawi, Chang Shu, Kris Gaj, Alan Michalski, Duncan A. Buell: Portable library development for reconfigurable computing systems: A case study. Parallel Computing 34(4-5): 245-260 (2008) | |
| 38 | Proshanta Saha, Esam El-Araby, Miaoqing Huang, Mohamed Taher, Sergio López-Buedo, Tarek A. El-Ghazawi, Chang Shu, Kris Gaj, Alan Michalski, Duncan A. Buell: Portable library development for reconfigurable computing systems: A case study. Parallel Computing 34(4-5): 245-260 (2008) | |
| 2007 | ||
| 37 | Miaoqing Huang, Kris Gaj, Soonhak Kwon, Tarek A. El-Ghazawi: An Optimized Hardware Architecture of Montgomery Multiplication Algorithm. IACR Cryptology ePrint Archive 2007: 228 (2007) | |
| 36 | Duncan A. Buell, Tarek A. El-Ghazawi, Kris Gaj, Volodymyr V. Kindratenko: Guest Editors' Introduction: High-Performance Reconfigurable Computing. IEEE Computer 40(3): 23-27 (2007) | |
| 2006 | ||
| 35 | Deapesh Misra, Kris Gaj: Face Recognition CAPTCHAs. AICT/ICIW 2006: 122 | |
| 34 | Kris Gaj, Soonhak Kwon, Patrick Baier, Paul Kohlbrenner, Hoang Le, Mohammed Khaleeluddin, Ramakrishna Bachimanchi: Implementing the Elliptic Curve Method of Factoring in Reconfigurable Hardware. CHES 2006: 119-133 | |
| 33 | Tarek A. El-Ghazawi, Duncan A. Buell, Volodymyr V. Kindratenko, Kris Gaj: M03 - Reconfigurable supercomputing. SC 2006: 217 | |
| 32 | Chang Shu, Soonhak Kwon, Kris Gaj: FPGA Accelerated Tate Pairing Based Cryptosystems over Binary Fields. IACR Cryptology ePrint Archive 2006: 179 (2006) | |
| 31 | Esam El-Araby, Mohamed Taher, Kris Gaj, Tarek A. El-Ghazawi, David Caliga, Nikitas A. Alexandridis: System-level parallelism and concurrency maximisation in reconfigurable computing applications. IJES 2(1/2): 62-72 (2006) | |
| 2005 | ||
| 30 | Mohamed Taher, Esam El-Araby, Tarek A. El-Ghazawi, Kris Gaj: Image processing library for reconfigurable computers (abstract only). FPGA 2005: 276 | |
| 29 | Tarek A. El-Ghazawi, Kris Gaj, Nikitas A. Alexandridis, Allen Michalski, Osman Devrim Fidanci, Mohamed Taher, Esam El-Araby, Esmail Chitalwala, Proshanta Saha: Reconfigurable computers: an empirical analysis (abstract only). FPGA 2005: 278 | |
| 28 | Allen Michalski, Kris Gaj, Duncan A. Buell: High-Throughput Reconfigurable Computing: A Design Study of an IDEA Encryption Cryptosystem on the SRC-6e Reconfigurable Computer. FPL 2005: 681-686 | |
| 27 | Amir Sheikh Zeineddini, Kris Gaj: Secure Partial Reconfiguration of FPGAs. FPT 2005: 155-162 | |
| 26 | Chang Shu, Kris Gaj, Tarek A. El-Ghazawi: Low Latency Elliptic Curve Cryptography Accelerators for NIST Curves Over Binary Fields. FPT 2005: 309-310 | |
| 25 | Esam El-Araby, Tarek A. El-Ghazawi, Kris Gaj: A System-Level Design Methodology for Reconfigurable Computing Applications. FPT 2005: 311-312 | |
| 24 | Milind M. Parelkar, Kris Gaj: Implementation of EAX Mode of Operation for FPGA Bitstream Encryption and Authentication. FPT 2005: 335-336 | |
| 23 | Charikleia Zouridaki, Marek Hejmo, Brian L. Mark, Roshan K. Thomas, Kris Gaj: Analysis of Attacks and Defense Mechanisms for QoS Signaling Protocols in MANETs. Wireless Information Systems 2005: 61-70 | |
| 2004 | ||
| 22 | Hartono Kurnio, Huaxiong Wang, Josef Pieprzyk, Kris Gaj: Securing Multicast Groups in Ad Hoc Networks. AWCC 2004: 194-207 | |
| 21 | Soonhak Kwon, Kris Gaj, Chang Hoon Kim, Chun Pyo Hong: Efficient Linear Array for Multiplication in GF(2m) Using a Normal Basis for Elliptic Curve Cryptography. CHES 2004: 76-91 | |
| 20 | Roar Lien, Tim Grembowski, Kris Gaj: A 1 Gbit/s Partially Unrolled Architecture of Hash Functions SHA-1 and SHA-512. CT-RSA 2004: 324-338 | |
| 19 | Charikleia Zouridaki, Brian L. Mark, Kris Gaj, Roshan K. Thomas: Distributed CA-based PKI for Mobile Ad Hoc Networks Using Elliptic Curve Cryptography. EuroPKI 2004: 232-245 | |
| 18 | Sashisu Bajracharya, Chang Shu, Kris Gaj, Tarek A. El-Ghazawi: Implementation of elliptic curve cryptosystems over GF(2n) in optimal normal basis on a reconfigurable computer. FPGA 2004: 259 | |
| 17 | Paul Kohlbrenner, Kris Gaj: An embedded true random number generator for FPGAs. FPGA 2004: 71-78 | |
| 16 | Sashisu Bajracharya, Chang Shu, Kris Gaj, Tarek A. El-Ghazawi: Implementation of Elliptic Curve Cryptosystems over GF(2n) in Optimal Normal Basis on a Reconfigurable Computer. FPL 2004: 1001-1005 | |
| 15 | Esam El-Araby, Mohamed Taher, Kris Gaj, Tarek A. El-Ghazawi, David Caliga, Nikitas A. Alexandridis: System-Level Parallelism and Throughput Optimization in Designing Reconfigurable Computing Applications. IPDPS 2004 | |
| 14 | Tarek A. El-Ghazawi, Kris Gaj, Nikitas A. Alexandridis, Frederic Vroman, Nguyen Nguyen, Jacek R. Radzikowski, Preeyapong Samipagdi, Suboh A. Suboh: A performance study of job management systems. Concurrency - Practice and Experience 16(13): 1229-1246 (2004) | |
| 2003 | ||
| 13 | Pawel Chodowiec, Kris Gaj: Very Compact FPGA Implementation of the AES Algorithm. CHES 2003: 319-333 | |
| 12 | Kris Gaj, Arkadiusz Orlowski: Facts and Myths of Enigma: Breaking Stereotypes. EUROCRYPT 2003: 106-122 | |
| 11 | Allen Michalski, Kris Gaj, Tarek A. El-Ghazawi: An Implementation Comparison of an IDEA Encryption Cryptosystem on Two General-Purpose Reconfigurable Computers. FPL 2003: 204-219 | |
| 10 | Peter Bellows, Jaroslav Flidr, Ladan Gharai, Colin Perkins, Pawel Chodowiec, Kris Gaj: IPsec-Protected Transport of HDTV over IP. FPL 2003: 869-879 | |
| 9 | Osman Devrim Fidanci, Daniel S. Poznanovic, Kris Gaj, Tarek A. El-Ghazawi, Nikitas A. Alexandridis: Performance and Overhead in a Hybrid Reconfigurable Computer. IPDPS 2003: 176 | |
| 8 | Kris Gaj, Tarek A. El-Ghazawi, Nikitas A. Alexandridis, Jacek R. Radzikowski, Mohamed Taher, Frederic Vroman: Effective Utilization and Reconfiguration of Distributed Hardware Resources Using Job Management Systems. IPDPS 2003: 177 | |
| 2002 | ||
| 7 | Kris Gaj, Tarek A. El-Ghazawi, Nikitas A. Alexandridis, Frederic Vroman, Nguyen Nguyen, Jacek R. Radzikowski, Preeyapong Samipagdi, Suboh A. Suboh: Performance Evaluation of Selected Job Management Systems. IPDPS 2002 | |
| 6 | Tim Grembowski, Roar Lien, Kris Gaj, Nghi Nguyen, Peter Bellows, Jaroslav Flidr, Tom Lehman, Brian Schott: Comparative Analysis of the Hardware Implementations of Hash Functions SHA-1 and SHA-512. ISC 2002: 75-89 | |
| 2001 | ||
| 5 | Kris Gaj, Pawel Chodowiec: Fast Implementation and Fair Comparison of the Final Candidates for Advanced Encryption Standard Using Field Programmable Gate Arrays. CT-RSA 2001: 84-99 | |
| 4 | Pawel Chodowiec, Po Khuon, Kris Gaj: Fast implementations of secret-key block ciphers using mixed inner- and outer-round pipelining. FPGA 2001: 94-102 | |
| 3 | Pawel Chodowiec, Kris Gaj, Peter Bellows, Brian Schott: Experimental Testing of the Gigabit IPSec-Compliant Implementations of Rijndael and Triple DES Using SLAAC-1V FPGA Accelerator Board. ISC 2001: 220-234 | |
| 2000 | ||
| 2 | Kris Gaj, Pawel Chodowiec: Comparison of the Hardware Performance of the AES Candidates Using Reconfigurable Hardware. AES Candidate Conference 2000: 40-54 | |
| 1997 | ||
| 1 | Kris Gaj, Eby G. Friedman, Marc J. Feldman: Timing of Multi-Gigahertz Rapid Single Flux Quantum Digital Circuits. VLSI Signal Processing 16(2-3): 247-276 (1997) | |
Colors in the list of coauthors
Last update Sat Feb 11 22:55:45 2012 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page