Thomas W. Fox

	2011
3		Gary S. Ditlow, Robert K. Montoye, Salvatore N. Storino, Sherman M. Dance, Sebastian Ehrenreich, Bruce M. Fleischer, Thomas W. Fox, Kyle M. Holmes, Junichi Mihara, Yutaka Nakamura, Shohji Onishi, Robert Shearer, Dieter Wendel, Leland Chang: A 4R2W register file for a 2.3GHz wire-speed POWER™ processor with double-pumped write operation. ISSCC 2011: 256-258
	2004
2		Victor V. Zyuban, Sameh W. Asaad, Thomas W. Fox, Anne-Marie Haen, Daniel Littrell, Jaime H. Moreno: Design methodology for semi custom processor cores. ACM Great Lakes Symposium on VLSI 2004: 448-452
	2003
1		Jaime H. Moreno, Victor V. Zyuban, Uzi Shvadron, Fredy D. Neeser, Jeff H. Derby, Malcolm S. Ware, Krishnan Kailas, Ayal Zaks, Amir B. Geva, Shay Ben-David, Sameh W. Asaad, Thomas W. Fox, Daniel Littrell, Marina Biberstein, Dorit Naishlos, Hillery C. Hunter: An innovative low-power high-performance programmable signal processor for digital communications. IBM Journal of Research and Development 47(2-3): 299-326 (2003)

Coauthor Index

1	Sameh W. Asaad	[1] [2]
2	Shay Ben-David	[1]
3	Marina Biberstein	[1]
4	Leland Chang	[3]
5	Sherman M. Dance	[3]
6	Jeff H. Derby	[1]
7	Gary S. Ditlow	[3]
8	Sebastian Ehrenreich	[3]
9	Bruce M. Fleischer	[3]
10	Amir B. Geva	[1]
11	Anne-Marie Haen	[2]
12	Kyle M. Holmes	[3]
13	Hillery C. Hunter	[1]
14	Krishnan Kailas	[1]
15	Daniel Littrell	[1] [2]
16	Junichi Mihara	[3]
17	Robert K. Montoye	[3]
18	Jaime H. Moreno	[1] [2]
19	Dorit Naishlos	[1]
20	Yutaka Nakamura	[3]
21	Fredy D. Neeser	[1]
22	Shohji Onishi	[3]
23	Robert Shearer	[3]
24	Uzi Shvadron	[1]
25	Salvatore N. Storino	[3]
26	Malcolm S. Ware	[1]
27	Dieter Wendel	[3]
28	Ayal Zaks	[1]
29	Victor V. Zyuban	[1] [2]

Last update Wed May 30 22:34:44 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page