Patrick Fortner

	2006
1		K. A. Rajagopal, R. Sivakumar, N. V. Arvind, C. Sreeram, Vish Visvanathan, Shailendra Dhuri, Roopesh Chander, Patrick Fortner, Subra Sripada, Qiuyang Wu: A Comprehensive Solution for True Hierarchical Timing and Crosstalk Delay Signoff. VLSI Design 2006: 277-282

Coauthor Index

1	N. V. Arvind	[1]
2	Roopesh Chander	[1]
3	Shailendra Dhuri	[1]
4	K. A. Rajagopal	[1]
5	R. Sivakumar	[1]
6	C. Sreeram	[1]
7	Subra Sripada	[1]
8	Vish Visvanathan	[1]
9	Qiuyang Wu	[1]

Last update Wed May 30 22:34:44 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page