Thomas Fiebig

	2008
2		Maik Boden, Thomas Fiebig, Markus Reiband, Peter Reichel, Steffen Rülke: GePaRD - A High-Level Generation Flow for Partially Reconfigurable Designs. ISVLSI 2008: 298-303
	2007
1		Maik Boden, Thomas Fiebig, Torsten Meibner, Steffen Rülke, Jürgen Becker: High-Level Synthesis of HW Tasks Targeting Run-Time Reconfigurable FPGAs. IPDPS 2007: 1-8

Coauthor Index

1	Jürgen Becker	[1]
2	Maik Boden	[1] [2]
3	Torsten Meibner	[1]
4	Markus Reiband	[2]
5	Peter Reichel	[2]
6	Steffen Rülke	[1] [2]

Last update Wed May 30 22:34:44 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page