 | 2011 |
|---|
| 9 |       | Cesare Ferri,
Andrea Marongiu,
Benjamin Lipton,
R. Iris Bahar,
Tali Moreshet,
Luca Benini,
Maurice Herlihy:
SoC-TM: integrated HW/SW support for transactional memory programming on embedded MPSoCs.
CODES+ISSS 2011: 39-48 |
| 2010 |
|---|
| 8 | | Cesare Ferri,
Samantha Wood,
Tali Moreshet,
R. Iris Bahar,
Maurice Herlihy:
Energy and Throughput Efficient Transactional Memory for Embedded Multicore Systems.
HiPEAC 2010: 50-65 |
| 7 | | Cesare Ferri,
Samantha Wood,
Tali Moreshet,
R. Iris Bahar,
Maurice Herlihy:
Embedded-TM: Energy and complexity-effective hardware transactional memory for embedded multicore systems.
J. Parallel Distrib. Comput. 70(10): 1042-1052 (2010) |
| 2009 |
|---|
| 6 | | Cesare Ferri,
R. Iris Bahar,
Mirko Loghi,
Massimo Poncino:
Energy-optimal synchronization primitives for single-chip multi-processors.
ACM Great Lakes Symposium on VLSI 2009: 141-144 |
| 2008 |
|---|
| 5 | | Cesare Ferri,
Amber Viescas,
Tali Moreshet,
R. Iris Bahar,
Maurice Herlihy:
Energy efficient synchronization techniques for embedded architectures.
ACM Great Lakes Symposium on VLSI 2008: 435-440 |
| 4 | | Cesare Ferri,
Sherief Reda,
R. Iris Bahar:
Parametric yield management for 3D ICs: Models and strategies for improvement.
JETC 4(4): (2008) |
| 2007 |
|---|
| 3 | | Cesare Ferri,
Sherief Reda,
R. Iris Bahar:
Strategies for improving the parametric yield and profits of 3D ICs.
ICCAD 2007: 220-226 |
| 2 | | Cesare Ferri,
Tali Moreshet,
R. Iris Bahar,
Luca Benini,
Maurice Herlihy:
A hardware/software framework for supporting transactional memory in a MPSoC environment.
SIGARCH Computer Architecture News 35(1): 47-54 (2007) |
| 2006 |
|---|
| 1 | | Federico Angiolini,
Jianjiang Ceng,
Rainer Leupers,
Federico Ferrari,
Cesare Ferri,
Luca Benini:
An integrated open framework for heterogeneous MPSoC design space exploration.
DATE 2006: 1145-1150 |
Data released under the ODC-BY 1.0 license — See also our legal information page