Edson Pedro Ferlin

	2011
3		Edson Pedro Ferlin, Heitor S. Lopes, Carlos R. Erig Lima, Mauricio Perretto: PRADA: a high-performance reconfigurable parallel architecture based on the dataflow model. IJHPSA 3(1): 41-55 (2011)
2		Edson Pedro Ferlin, Heitor Silvério Lopes, Carlos R. Erig Lima, Mauricio Perretto: A FPGA-Based Reconfigurable Parallel Architecture for High-Performance Numerical Computation. Journal of Circuits, Systems, and Computers 20(5): 849-865 (2011)
	2007
1		Edson Pedro Ferlin, Heitor S. Lopes, Carlos R. Erig Lima, Ederson Cichaczewski: Reconfigurable Parallel Architecture for Genetic Algorithms: Application to the Synthesis of Digital Circuits. ARC 2007: 326-336

Coauthor Index

1	Ederson Cichaczewski	[1]
2	Carlos R. Erig Lima	[1] [2] [3]
3	Heitor Silvério Lopes (Heitor S. Lopes)	[1] [2] [3]
4	Mauricio Perretto	[2] [3]

Last update Wed May 30 22:34:44 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page