![]() | ![]() |
| 2010 | ||
|---|---|---|
| 33 | Patrick Maechler, Pierre Greisen, Norbert Felber, Andreas Burg: Matching pursuit: Evaluation and implementatio for LTE channel estimation. ISCAS 2010: 589-592 | |
| 32 | Erich Wenger, Martin Feldhofer, Norbert Felber: Low-Resource Hardware Design of an Elliptic Curve Processor for Contactless Devices. WISA 2010: 92-106 | |
| 31 | Marc Simon Wegmueller, Michael Oberle, Norbert Felber, Niels Kuster, Wolfgang Fichtner: Signal Transmission by Galvanic Coupling Through the Human Body. IEEE T. Instrumentation and Measurement 59(4): 963-969 (2010) | |
| 2009 | ||
| 30 | Luca Henzen, Flavio Carbognani, Norbert Felber, Wolfgang Fichtner: Hardware evaluation of the stream cipher-based hash functions RadioGatún and irRUPT. DATE 2009: 646-651 | |
| 29 | Markus Wenk, Peter Luethi, Thomas Koch, Patrick Maechler, Norbert Felber, Wolfgang Fichtner, Michael Lerjen: Hardware Platform and Implementation of a Real-time Multi-user MIMO-OFDM Testbed. ISCAS 2009: 789-792 | |
| 28 | Markus Wenk, Peter Luethi, Thomas Koch, Patrick Maechler, Norbert Felber, Wolfgang Fichtner, Michael Lerjen: Live Demonstration: Hardware Platform and Implementation of a Real-time Multi-user MIMO-OFDM Testbed. ISCAS 2009: 793 | |
| 27 | Marc Simon Wegmueller, Sonja Huclova, Juerg Froehlich, Michael Oberle, Norbert Felber, Niels Kuster, Wolfgang Fichtner: Galvanic Coupling Enabling Wireless Implant Communications. IEEE T. Instrumentation and Measurement 58(8): 2618-2625 (2009) | |
| 2008 | ||
| 26 | Simon Heinzle, Olivier Saurer, Sebastian Axmann, Diego Browarnik, Andreas Schmidt, Flavio Carbognani, Peter Luethi, Norbert Felber, Markus H. Gross: A transform, lighting and setup ASIC for surface splatting. ISCAS 2008: 2813-2816 | |
| 25 | Daniel M. Hein, Johannes Wolkerstorfer, Norbert Felber: ECC Is Ready for RFID - A Proof in Silicon. Selected Areas in Cryptography 2008: 401-413 | |
| 24 | Peter Luethi, Markus Wenk, Thomas Koch, Wolfgang Fichtner, Michael Lerjen, Norbert Felber: Multi-user MIMO testbed. WINTECH 2008: 109-110 | |
| 23 | Flavio Carbognani, Felix Bürgin, Norbert Felber, Hubert Kaeslin, Wolfgang Fichtner: Transmission Gates Combined With Level-Restoring CMOS Gates Reduce Glitches in Low-Power Low-Frequency Multipliers. IEEE Trans. VLSI Syst. 16(7): 830-836 (2008) | |
| 2007 | ||
| 22 | C. Hess, Markus Wenk, Andreas Burg, Peter Luethi, Christoph Studer, Norbert Felber, Wolfgang Fichtner: Reduced-complexity mimo detector with close-to ml error rate performance. ACM Great Lakes Symposium on VLSI 2007: 200-203 | |
| 21 | Stefan Lemsitzer, Johannes Wolkerstorfer, Norbert Felber, Matthias Braendli: Multi-gigabit GCM-AES Architecture Optimized for FPGAs. CHES 2007: 227-238 | |
| 20 | Simon Haene, Andreas Burg, Peter Luethi, Norbert Felber, Wolfgang Fichtner: FFT Processor for OFDM Channel Estimation. ISCAS 2007: 1417-1420 | |
| 19 | Peter Luethi, Andreas Burg, Simon Haene, David Perels, Norbert Felber, Wolfgang Fichtner: VLSI Implementation of a High-Speed Iterative Sorted MMSE QR Decomposition. ISCAS 2007: 1421-1424 | |
| 18 | Tim Weyrich, Simon Heinzle, Timo Aila, Daniel Bernhard Fasnacht, Stephan Oetiker, Mario Botsch, Cyril Flaig, Simon Mall, Kaspar Rohrer, Norbert Felber, Hubert Kaeslin, Markus H. Gross: A hardware architecture for surface splatting. ACM Trans. Graph. 26(3): 90 (2007) | |
| 2006 | ||
| 17 | Frank K. Gürkaynak, Stephan Oetiker, Hubert Kaeslin, Norbert Felber, Wolfgang Fichtner: GALS at ETH Zurich: Success or Failure. ASYNC 2006: 150-159 | |
| 16 | Felix Bürgin, Flavio Carbognani, Martin Hediger, Hektor Meier, Robert Meyer-Piening, Rafael Santschi, Hubert Kaeslin, Norbert Felber, Wolfgang Fichtner: Low-power architectural trade-offs in a VLSI implementation of an adaptive hearing aid algorithm. DAC 2006: 558-561 | |
| 15 | Flavio Carbognani, Felix Bürgin, Norbert Felber, Hubert Kaeslin, Wolfgang Fichtner: Two-phase resonant clocking for ultra-low-power hearing aid applications. DATE 2006: 73-78 | |
| 14 | Flavio Carbognani, Felix Bürgin, Norbert Felber, Hubert Kaeslin, Wolfgang Fichtner: 42% power savings through glitch-reducing clocking strategy in a hearing aid application. ISCAS 2006 | |
| 13 | Andreas Burg, Simon Haene, David Perels, Peter Luethi, Norbert Felber, Wolfgang Fichtner: Algorithm and VLSI architecture for linear MMSE detection in MIMO-OFDM systems. ISCAS 2006 | |
| 12 | Markus Wenk, M. Zellweger, Andreas Burg, Norbert Felber, Wolfgang Fichtner: K-best MIMO detection VLSI architectures achieving up to 424 Mbps. ISCAS 2006 | |
| 11 | Simon Haene, Andreas Burg, David Perels, Peter Luethi, Norbert Felber, Wolfgang Fichtner: Silicon implementation of an MMSE-based soft demapper for MIMO-BICM. ISCAS 2006 | |
| 10 | Frank K. Gürkaynak, Stephan Oetiker, Hubert Kaeslin, Norbert Felber, Wolfgang Fichtner: Design Challenges for a Differential-Power-Analysis Aware GALS-based AES Crypto ASIC. Electr. Notes Theor. Comput. Sci. 146(2): 133-149 (2006) | |
| 2005 | ||
| 9 | Flavio Carbognani, Felix Bürgin, Norbert Felber, Hubert Kaeslin, Wolfgang Fichtner: Two-Phase Clocking and a New Latch Design for Low-Power Portable Applications. PATMOS 2005: 446-455 | |
| 2004 | ||
| 8 | Frank K. Gürkaynak, Andreas Burg, Norbert Felber, Wolfgang Fichtner, D. Gasser, F. Hug, Hubert Kaeslin: A 2 Gb/s balanced AES crypto-chip implementation. ACM Great Lakes Symposium on VLSI 2004: 39-44 | |
| 2003 | ||
| 7 | Jürgen Wassner, Hubert Kaeslin, Norbert Felber, Wolfgang Fichtner: Waveform coding for low-power digital filtering of speech data. IEEE Transactions on Signal Processing 51(6): 1656-1661 (2003) | |
| 2002 | ||
| 6 | Thomas Villiger, Stephan Oetiker, Frank K. Gürkaynak, Norbert Felber, Hubert Kaeslin, Wolfgang Fichtner: A Functional Test Methodology for Globally-Asynchronous Locally-Synchronous Systems. ASYNC 2002: 181-189 | |
| 2001 | ||
| 5 | J. Thalheim, Norbert Felber, Wolfgang Fichtner: A new approach for controlling series-connected IGBT modules. ISCAS (3) 2001: 69-72 | |
| 4 | Manfred Stadler, Markus Thalmann, Thomas Röwer, Hubert Kaeslin, Norbert Felber, Wolfgang Fichtner: Design and Verification of a Stack Processor Virtual Component. IEEE Micro 21(2): 69-80 (2001) | |
| 1999 | ||
| 3 | Manfred Stadler, Thomas Röwer, Hubert Kaeslin, Norbert Felber, Wolfgang Fichtner, Markus Thalmann: Functional verification of intellectual properties (IP): a simulation-based solution for an application-specific instruction-set processor. ITC 1999: 414-420 | |
| 1993 | ||
| 2 | H. Bonnenberg, Andreas Curiger, Norbert Felber, Hubert Kaeslin, R. Zimmermann, Wolfgang Fichtner: VINCI: Secure Test of a VLSI High-Speed Encryption System. ITC 1993: 782-790 | |
| 1991 | ||
| 1 | H. Bonnenberg, Andreas Curiger, Norbert Felber, Hubert Kaeslin, Xuejia Lai: VLSI Implementation of a New Block Cipher. ICCD 1991: 510-513 | |
Colors in the list of coauthors
Last update Wed May 30 22:34:44 2012 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page