Matthew K. Farrens

	2011
36		Christopher Nitta, Matthew K. Farrens, Venkatesh Akella: Addressing system-level trimming issues in on-chip nanophotonic networks. HPCA 2011: 122-131
35		Christopher Nitta, Matthew K. Farrens, Venkatesh Akella: Resilient microring resonator based photonic networks. MICRO 2011: 95-104
34		Christopher Nitta, Kevin Macdonald, Matthew K. Farrens, Venkatesh Akella: Inferring packet dependencies to improve trace based simulation of on-chip networks. NOCS 2011: 153-160
	2010
33		Paul Vincent Mejia, Rajeevan Amirtharajah, Matthew K. Farrens, Venkatesh Akella: Performance Evaluation of a Multicore System with Optically Connected Memory Modules. NOCS 2010: 215-222
	2008
32		Amit Hadke, Tony Benavides, Rajeevan Amirtharajah, Matthew K. Farrens, Venkatesh Akella: Design and evaluation of an optical CPU-DRAM interconnect. ICCD 2008: 492-497
31		Christopher Nitta, Matthew K. Farrens: Techniques for increasing effective data bandwidth. ICCD 2008: 514-519
	2002
30		Mark Oskin, Frederic T. Chong, Matthew K. Farrens: Using Statistical and Symbolic Simulation for Microprocessor Performance Evaluation. J. Instruction-Level Parallelism 4: (2002)
	2001
29		Hsien-Hsin S. Lee, Gary S. Tyson, Matthew K. Farrens: Improving Bandwidth Utilization using Eager Writeback. J. Instruction-Level Parallelism 3: (2001)
	2000
28		Kevin D. Rich, Matthew K. Farrens: Code Partitioning in Decoupled Compilers. Euro-Par 2000: 1008-1017
27		Kevin D. Rich, Matthew K. Farrens: The Decoupled-Style Prefetch Architecture (Research Note). Euro-Par 2000: 989-993
26		Michael Haungs, Phil Sallee, Matthew K. Farrens: Branch Transition Rate: A New Metric for Improved Branch Classification Analysis. HPCA 2000: 241-250
25		Mark Oskin, Frederic T. Chong, Matthew K. Farrens: HLS: combining statistical and symbolic simulation to guide microprocessor designs. ISCA 2000: 71-82
24		Hsien-Hsin S. Lee, Gary S. Tyson, Matthew K. Farrens: Eager writeback - a technique for improving bandwidth utilization. MICRO 2000: 11-21
	1999
23		Mark Oskin, Justin Hensley, Diana Keen, Frederic T. Chong, Matthew K. Farrens, Aneet Chopra: Exploiting ILP in Page-based Intelligent Memory. MICRO 1999: 208-218
	1998
22		Jude A. Rivers, Edward S. Tam, Gary S. Tyson, Edward S. Davidson, Matthew K. Farrens: Utilizing Reuse Information in Data Cache Management. International Conference on Supercomputing 1998: 449-456
	1997
21		Gary S. Tyson, Matthew K. Farrens, John Matthews, Andrew R. Pleszkun: Managing data caches using selective cache line replacement. International Journal of Parallel Programming 25(3): 213-242 (1997)
	1996
20		Matthew K. Farrens: Distributed Decentralized Computing. ACM Comput. Surv. 28(4es): 28 (1996)
19		Matthew K. Farrens, Wen-mei Hwu: Guest Editors' Introduction. International Journal of Parallel Programming 24(1): 1-2 (1996)
18		Gary S. Tyson, Matthew K. Farrens: Evaluating the Effects of Predicated Execution on Branch Prediction. International Journal of Parallel Programming 24(2): 159-186 (1996)
	1995
17		Gary S. Tyson, Matthew K. Farrens, John Matthews, Andrew R. Pleszkun: A modified approach to data cache management. MICRO 1995: 93-103
	1994
16		Matthew K. Farrens, Gary S. Tyson, Andrew R. Pleszkun: A Study of Single-Chip Processor/Cache Organizations for Large Numbers of Transistors. ISCA 1994: 338-347
15		Gary S. Tyson, Matthew K. Farrens: Code scheduling for multiple instruction stream architectures. International Journal of Parallel Programming 22(3): 243-272 (1994)
	1993
14		Matthew K. Farrens, Pius Ng, Phil Nico: A comparision of superscalar and decoupled access/execute architectures. MICRO 1993: 100-103
13		Gary S. Tyson, Matthew K. Farrens: Techniques for extracting instruction level parallelism on MIMD architectures. MICRO 1993: 128-137
	1992
12		Matthew K. Farrens, Arvin Park, Allison Woodruff: CCHIME: A Cache Coherent Hybrid Interconnected Memory Extension. IPPS 1992: 573-577
11		Gary S. Tyson, Matthew K. Farrens, Andrew R. Pleszkun: MISC: a Multiple Instruction Stream Computer. MICRO 1992: 193-196
10		Matthew K. Farrens, Arvin Park, Gary S. Tyson: Modifying VM hardware to reduce address pin requirements. MICRO 1992: 210-213
	1991
9		Matthew K. Farrens, Arvin Park: Dynamic Base Register Caching: A Technique for Reducing Address Bus Width. ISCA 1991: 128-137
8		Matthew K. Farrens, Andrew R. Pleszkun: Strategies for Achieving Improved Processor Throughput. ISCA 1991: 362-369
7		Jeffrey C. Becker, Arvin Park, Matthew K. Farrens: An Analysis of the Information Content of Address Reference Streams. MICRO 1991: 19-24
6		Matthew K. Farrens, Arvin Park: Workload and Implementation Considerations for Dynamic Base Register Caching. MICRO 1991: 62-68
5		Matthew K. Farrens, Brad Wetmore, Allison Woodruff: Alleviation of tree saturation in multistage interconnection networks. SC 1991: 400-409
4		Matthew K. Farrens, Andrew R. Pleszkun: Implementation of the PIPE Processor. IEEE Computer 24(1): 65-69 (1991)
	1990
3		Arvin Park, Matthew K. Farrens: Address compression through base register caching. MICRO 1990: 193-199
2		Matthew K. Farrens, Andrew R. Pleszkun: An evaluation of functional unit lengths for single-chip processors. MICRO 1990: 209-215
	1989
1		Matthew K. Farrens, Andrew R. Pleszkun: Improving Performance of Small On-Chip Instruction Caches. ISCA 1989: 234-241

Coauthor Index

1	Venkatesh Akella	[32] [33] [34] [35] [36]
2	Rajeevan Amirtharajah	[32] [33]
3	Jeffrey C. Becker	[7]
4	Tony Benavides	[32]
5	Frederic T. Chong	[23] [25] [30]
6	Aneet Chopra	[23]
7	Edward S. Davidson	[22]
8	Diana Franklin (Diana Keen)	[23]
9	Amit Hadke	[32]
10	Michael Haungs	[26]
11	Justin Hensley	[23]
12	Wen-mei Hwu	[19]
13	Hsien-Hsin S. Lee	[24] [29]
14	Kevin Macdonald	[34]
15	John Matthews	[17] [21]
16	Paul Vincent Mejia	[33]
17	Pius Ng	[14]
18	Phil Nico	[14]
19	Christopher Nitta	[31] [34] [35] [36]
20	Mark Oskin	[23] [25] [30]
21	Arvin Park	[3] [6] [7] [9] [10] [12]
22	Andrew R. Pleszkun	[1] [2] [4] [8] [11] [16] [17] [21]
23	Kevin D. Rich	[27] [28]
24	Jude A. Rivers	[22]
25	Phil Sallee	[26]
26	Edward S. Tam	[22]
27	Gary S. Tyson	[10] [11] [13] [15] [16] [17] [18] [21] [22] [24] [29]
28	Brad Wetmore	[5]
29	Allison Woodruff	[5] [12]

Colors in the list of coauthors

Last update Tue May 29 20:41:18 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page