![]() | ![]() |
| 2012 | ||
|---|---|---|
| 31 | John Feo, Paolo Faraboschi, Oreste Villa: Proceedings of the Computing Frontiers Conference, CF'12, Caligari, Italy - May 15 - 17, 2012 ACM 2012 | |
| 2011 | ||
| 30 | Sheng Li, Kevin T. Lim, Paolo Faraboschi, Jichuan Chang, Parthasarathy Ranganathan, Norman P. Jouppi: System-level integrated server architectures for scale-out datacenters. MICRO 2011: 260-271 | |
| 29 | Joseph A. Fisher, Paolo Faraboschi, Cliff Young: VLIW Processors. Encyclopedia of Parallel Computing 2011: 2135-2142 | |
| 2010 | ||
| 28 | Yale N. Patt, Pierfrancesco Foglia, Evelyn Duesterwald, Paolo Faraboschi, Xavier Martorell: High Performance Embedded Architectures and Compilers, 5th International Conference, HiPEAC 2010, Pisa, Italy, January 25-27, 2010. Proceedings Springer 2010 | |
| 2009 | ||
| 27 | Jeffrey C. Mogul, Eduardo Argollo, Mehul A. Shah, Paolo Faraboschi: Operating System Support for NVM+DRAM Hybrid Main Memory. HotOS 2009 | |
| 26 | Diego Lugones, Daniel Franco, Dolores Rexachs, Juan C. Moure, Emilio Luque, Eduardo Argollo, Ayose Falcón, Daniel Ortega, Paolo Faraboschi: High-speed network modeling for full system simulation. IISWC 2009: 24-33 | |
| 25 | Eduardo Argollo, Ayose Falcón, Paolo Faraboschi, Matteo Monchiero, Daniel Ortega: COTSon: infrastructure for full system simulation. Operating Systems Review 43(1): 52-61 (2009) | |
| 24 | Matteo Monchiero, Jung Ho Ahn, Ayose Falcón, Daniel Ortega, Paolo Faraboschi: How to simulate 1000 cores. SIGARCH Computer Architecture News 37(2): 10-19 (2009) | |
| 2008 | ||
| 23 | Ayose Falcón, Paolo Faraboschi, Daniel Ortega: An Adaptive Synchronization Technique for Parallel Simulation of Networked Clusters. ISPASS 2008: 22-31 | |
| 2007 | ||
| 22 | Ayose Falcón, Paolo Faraboschi, Daniel Ortega: Combining Simulation and Virtualization through Dynamic Sampling. ISPASS 2007: 72-83 | |
| 2005 | ||
| 21 | Thomas M. Conte, Paolo Faraboschi, William H. Mangione-Smith, Walid A. Najjar: Proceedings of the 2005 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, CASES 2005, San Francisco, California, USA, September 24-27, 2005 ACM 2005 | |
| 20 | Joseph A. Fisher, Paolo Faraboschi, Cliff Young: Embedded computing - a VLIW approach to architecture, compilers, and tools. Morgan Kaufmann 2005: I-XXVI, 1-671 | |
| 19 | Sherif M. Yacoub, John Burns, Paolo Faraboschi, Daniel Ortega, José L. Abad Peiro, Vinay Saxena: Document digitization lifecycle for complex magazine collection. ACM Symposium on Document Engineering 2005: 197-206 | |
| 2003 | ||
| 18 | Jaime H. Moreno, Praveen K. Murthy, Thomas M. Conte, Paolo Faraboschi: Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES 2003, San Jose, California, USA, October 30 - November 1, 2003 ACM 2003 | |
| 2002 | ||
| 17 | Giuseppe Desoli, Nikolay Mateev, Evelyn Duesterwald, Paolo Faraboschi, Josh Fisher: A New Facility for Dynamic Control of Program Execution: DELI. EMSOFT 2002: 305-318 | |
| 16 | Giuseppe Desoli, Nikolay Mateev, Evelyn Duesterwald, Paolo Faraboschi, Joseph A. Fisher: DELI: a new run-time control point. MICRO 2002: 257-268 | |
| 2000 | ||
| 15 | Paolo Faraboschi, Geoffrey Brown, Joseph A. Fisher, Giuseppe Desoli, Fred Homewood: Lx: a technology platform for customizable VLIW embedded processing. ISCA 2000: 203-213 | |
| 1996 | ||
| 14 | Joseph A. Fisher, Paolo Faraboschi, Giuseppe Desoli: Custom-fit Processors: Letting Applications Define Architectures. MICRO 1996: 324-335 | |
| 1994 | ||
| 13 | Alessandro De Gloria, Paolo Faraboschi, Mauro Olivieri: Block placement with a Boltzmann Machine. IEEE Trans. on CAD of Integrated Circuits and Systems 13(6): 694-701 (1994) | |
| 1993 | ||
| 12 | Alessandra Costa, Alessandro De Gloria, Paolo Faraboschi, Mauro Olivieri: An analysis of dynamic scheduling techniques for symbolic applications. MICRO 1993: 185-191 | |
| 11 | Alessandro De Gloria, Paolo Faraboschi, Mauro Olivieri: Delay insensitive micro-pipelined combinational logic. Microprocessing and Microprogramming 36(5): 225-241 (1993) | |
| 10 | Alessandro De Gloria, Paolo Faraboschi, Mauro Olivieri: Design of a massively parallel SIMD architecture for the Boltzmann machine. Microprocessing and Microprogramming 37(1-5): 153-156 (1993) | |
| 9 | Alessandro De Gloria, Paolo Faraboschi, Mauro Olivieri: A delay insensitive approach to the VLSI design of a DRAM controller. Microprocessing and Microprogramming 37(1-5): 19-22 (1993) | |
| 8 | Alessandra Costa, Alessandro De Gloria, Paolo Faraboschi, Giovanni Nateri, Mauro Olivieri: An asynchronous approach to the RISC design of a micro-controller. Microprocessing and Microprogramming 38(1-5): 447-454 (1993) | |
| 7 | Alessandra Costa, Alessandro De Gloria, Paolo Faraboschi, Mauro Olivieri: A parallel architecture for the Color Doppler flow technique in ultrasound imaging. Microprocessing and Microprogramming 38(1-5): 545-551 (1993) | |
| 6 | Alessandro De Gloria, Paolo Faraboschi, Mauro Olivieri: Clustered Boltzmann Machines: Massively Parallel Architectures for Constrained Optimization Problems. Parallel Computing 19(2): 163-175 (1993) | |
| 1992 | ||
| 5 | Alessandro De Gloria, Paolo Faraboschi: Instruction-level Parallelism in Prolog: Analysis and Architectural Support. ISCA 1992: 224-233 | |
| 4 | Alessandro De Gloria, Paolo Faraboschi, Mauro Olivieri: A non-deterministic scheduler for a software pipelining compiler. MICRO 1992: 41-44 | |
| 3 | Alessandro De Gloria, Paolo Faraboschi, Sandro Ridella: A dedicated massively parallel architecture for the Boltzmann machine. Parallel Computing 18(1): 57-73 (1992) | |
| 1991 | ||
| 2 | Alessandro De Gloria, Paolo Faraboschi: A Boltzmann Machine approach to code optimization. Parallel Computing 17(9): 969-982 (1991) | |
| 1990 | ||
| 1 | Alessandro De Gloria, Paolo Faraboschi: An evaluation system for application specific architectures. MICRO 1990: 80-89 | |
Colors in the list of coauthors
Last update Tue May 29 20:41:18 2012 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page