dblp.uni-trier.dewww.dagstuhl.dewww.uni-trier.de

Noel Eisley Coauthor index pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2012
11Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLDong Chen, Noel Eisley, Philip Heidelberger, Robert M. Senger, Yutaka Sugawara, Sameer Kumar, Valentina Salapura, David L. Satterfield, Burkhard D. Steinmacher-Burow, Jeffrey J. Parker: The IBM Blue Gene/Q Interconnection Fabric. IEEE Micro 32(1): 32-43 (2012)
2011
10Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLDong Chen, Noel Eisley, Philip Heidelberger, Robert M. Senger, Yutaka Sugawara, Sameer Kumar, Valentina Salapura, David L. Satterfield, Burkhard D. Steinmacher-Burow, Jeffrey J. Parker: The IBM Blue Gene/Q interconnection network and message unit. SC 2011: 26
2008
9Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNoel Eisley, Li-Shiuan Peh, Li Shang: Leveraging on-chip networks for data cache migration in chip multiprocessors. PACT 2008: 197-207
2007
8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLVassos Soteriou, Noel Eisley, Hangsheng Wang, Bin Li, Li-Shiuan Peh: Polaris: A System-Level Roadmapping Toolchain for On-Chip Interconnection Networks. IEEE Trans. VLSI Syst. 15(8): 855-868 (2007)
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLVassos Soteriou, Noel Eisley, Li-Shiuan Peh: Software-directed power-aware interconnection networks. TACO 4(1): (2007)
2006
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNoel Eisley, Vassos Soteriou, Li-Shiuan Peh: High-level power analysis for multi-core chips. CASES 2006: 389-400
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLVassos Soteriou, Noel Eisley, Hangsheng Wang, Bin Li, Li-Shiuan Peh: Polaris: A System-Level Roadmap for On-Chip Interconnection Networks. ICCD 2006
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNoel Eisley, Li-Shiuan Peh, Li Shang: In-Network Cache Coherence. MICRO 2006: 321-332
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNoel Eisley, Li-Shiuan Peh, Li Shang: In-network cache coherence. Computer Architecture Letters 5(1): 34-37 (2006)
2005
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLVassos Soteriou, Noel Eisley, Li-Shiuan Peh: Software-directed power-aware interconnection networks. CASES 2005: 274-285
2004
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNoel Eisley, Li-Shiuan Peh: High-level power analysis for on-chip networks. CASES 2004: 104-115

Coauthor Index

1Dong Chen [10] [11]
2Philip Heidelberger [10] [11]
3Sameer Kumar [10] [11]
4Bin Li [5] [8]
5Jeff Parker (Jeffrey J. Parker) [10] [11]
6Li-Shiuan Peh [1] [2] [3] [4] [5] [6] [7] [8] [9]
7Valentina Salapura [10] [11]
8David L. Satterfield [10] [11]
9Robert M. Senger [10] [11]
10Li Shang [3] [4] [9]
11Vassos Soteriou [2] [5] [6] [7] [8]
12Burkhard D. Steinmacher-Burow [10] [11]
13Yutaka Sugawara [10] [11]
14Hangsheng Wang [5] [8]

Colors in the list of coauthors

Last update Tue May 29 20:41:18 2012 CET by the DBLP TeamThis material is Open Data Data released under the ODC-BY 1.0 license — See also our legal information page