Ásgeir Th. Eiríksson

	2000
4		Ásgeir Th. Eiríksson: The Formal Design of 1M-gate ASICs. Formal Methods in System Design 16(1): 7-22 (2000)
	1998
3		Ásgeir Th. Eiríksson: The Formal Design of 1M-gate ASICs. FMCAD 1998: 49-63
	1996
2		Ásgeir Th. Eiríksson: Integrating Formal Verification Methods with A Conventional Project Design Flow. DAC 1996: 666-671
	1995
1		Ásgeir Th. Eiríksson, Kenneth L. McMillan: Using Formal Verification/Analysis Methods on the Critical Path in System Design: A Case Study. CAV 1995: 367-380

Coauthor Index

1

Kenneth L. McMillan

[1]

Last update Tue May 29 20:41:18 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page