dblp.uni-trier.dewww.dagstuhl.dewww.uni-trier.de

Abderrahim Doumar Coauthor index pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2011
12Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLFarid Lahrach, Abderrahim Doumar, Eric Châtelet: Fault tolerance of SRAM-based FPGA via configuration frames. DDECS 2011: 139-142
11Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLFarid Lahrach, Abderrahim Doumar, Eric Châtelet: Fault Tolerance of Multiple Logic Faults in SRAM-Based FPGA Systems. DSD 2011: 231-238
2010
10Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLFarid Lahrach, Abderrazek Abdaoui, Abderrahim Doumar, Eric Châtelet: A novel SRAM-based FPGA architecture for defect and fault tolerance of configurable logic blocks. DDECS 2010: 305-308
9Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLFarid Lahrach, Abderrahim Doumar, Eric Châtelet, Abderrazek Abdaoui: Master-Slave TMR Inspired Technique for Fault Tolerance of SRAM-Based FPGA. ISVLSI 2010: 58-62
2007
8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAbderrahim Doumar, Kentaroh Katoh, Hideo Ito: Fault Tolerant SoC Architecture Design for JPEG2000 Using Partial Reconfigurability. DFT 2007: 31-40
2005
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLKentaroh Katoh, Abderrahim Doumar, Hideo Ito: Design of On-Line Testing for SoC with IEEE P1500 Compliant Cores Using Reconfigurable Hardware and Scan Shift. IOLTS 2005: 203-204
2003
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAbderrahim Doumar, Hideo Ito: Detecting, diagnosing, and tolerating faults in SRAM-based field programmable gate arrays: a survey. IEEE Trans. VLSI Syst. 11(3): 386-405 (2003)
2000
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAbderrahim Doumar, Hideo Ito: Testing approach within FPGA-based fault tolerant systems. Asian Test Symposium 2000: 411-416
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAbderrahim Doumar, Hideo Ito: Design of Switching Blocks Tolerating Defects/Faults in FPGA Interconnection Resources. DFT 2000: 134-142
1999
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAbderrahim Doumar, Hideo Ito: Testing the Logic Cells and Interconnect Resources for FPGAs. Asian Test Symposium 1999: 369-374
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAbderrahim Doumar, Satoshi Kaneko, Hideo Ito: Defect and Fault Tolerance FPGAs by Shifting the Configuration Data. DFT 1999: 377-385
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAbderrahim Doumar, Hideo Ito: An Automatic Testing and Diagnosis for FPGAs. PRDC 1999: 45-

Coauthor Index

1Abderrazek Abdaoui [9] [10]
2Eric Châtelet [9] [10] [11] [12]
3Hideo Ito [1] [2] [3] [4] [5] [6] [7] [8]
4Satoshi Kaneko [2]
5Kentaroh Katoh [7] [8]
6Farid Lahrach [9] [10] [11] [12]

Colors in the list of coauthors

Last update Tue May 29 20:41:18 2012 CET by the DBLP TeamThis material is Open Data Data released under the ODC-BY 1.0 license — See also our legal information page