Manoj G. Dixit

	2011
4		Manoj G. Dixit, S. Ramesh, Pallab Dasgupta: Some results on Parametric Temporal Logic. Inf. Process. Lett. 111(20): 994-998 (2011)
	2010
3		Manoj G. Dixit, Pallab Dasgupta, S. Ramesh: Taming the component timing: A CBD methodology for real-time embedded systems. DATE 2010: 1649-1652
2		A. C. Rajeev, Swarup Mohalik, Manoj G. Dixit, Devesh B. Chokshi, S. Ramesh: Schedulability and end-to-end latency in distributed ECU networks: formal modeling and precise estimation. EMSOFT 2010: 129-138
	2008
1		Swarup Mohalik, A. C. Rajeev, Manoj G. Dixit, S. Ramesh, P. Vijay Suman, Paritosh K. Pandya, Shengbing Jiang: Model checking based analysis of end-to-end latency in embedded, real-time systems with clock drifts. DAC 2008: 296-299

Coauthor Index

1	Devesh B. Chokshi	[2]
2	Pallab Dasgupta	[3] [4]
3	Shengbing Jiang	[1]
4	Swarup Mohalik	[1] [2]
5	Paritosh K. Pandya	[1]
6	A. C. Rajeev	[1] [2]
7	S. Ramesh (Sethu Ramesh)	[1] [2] [3] [4]
8	P. Vijay Suman	[1]

Last update Tue May 29 20:41:18 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page