Sanjoy Kumar Dey

	2008
3		Santanu Sarkar, Ravi Sankar Prasad, Sanjoy Kumar Dey, Vinay Belde, Swapna Banerjee: An 8-bit 1.8 V 500 MS/s CMOS DAC with a novel four-stage current steering architecture. ISCAS 2008: 149-152
	2006
2		Sanjoy Kumar Dey, Swapna Banerjee: An 8-Bit, 3.8GHz Dynamic BiCMOS Comparator for High-Performance ADC. VLSI Design 2006: 593-598
	2005
1		Samiran Halder, Swapna Banerjee, Arindrajit Ghosh, Ravi Sankar Prasad, Anirban Chatterjee, Sanjoy Kumar Dey: A 10-Bit 80-MSPS 2.5-V 27.65-mW 0.185-mm2 Segmented Current Steering CMOS DAC. VLSI Design 2005: 319-322

Coauthor Index

1	Swapna Banerjee	[1] [2] [3]
2	Vinay Belde	[3]
3	Anirban Chatterjee	[1]
4	Arindrajit Ghosh	[1]
5	Samiran Halder	[1]
6	Ravi Sankar Prasad	[1] [3]
7	Santanu Sarkar	[3]

Last update Tue May 29 20:41:18 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page