dblp.uni-trier.dewww.dagstuhl.dewww.uni-trier.de

Stanislaw Deniziak Coauthor index pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2012
13Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLStanislaw Deniziak, Karol Wieczorek: Evolutionary Optimization of Decomposition Strategies for Logical Functions. ICAISC (SIDE-EC) 2012: 182-189
2009
12Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLStanislaw Deniziak, Mariusz Wisniewski: A symbolic RTL synthesis for LUT-based FPGAs. DDECS 2009: 102-107
11Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLStanislaw Deniziak, Robert Tomaszewski: Contention-avoiding custom topology generation for network-on-chip. DDECS 2009: 234-237
2008
10Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLStanislaw Deniziak, Robert Tomaszewski: Rapid Prototyping of NoC Architectures from a SystemC Specification. DDECS 2008: 104-109
9Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLStanislaw Deniziak, Mariusz Wisniewski: An Integrated Input Encoding and Symbolic Functional Decomposition for LUT-Based FPGAs. DDECS 2008: 22-25
8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLStanislaw Deniziak, Mariusz Wisniewski: An symbolic decomposition of functions with multi-valued inputs and outputs for FPGA-based implementation. FPL 2008: 397-402
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLStanislaw Deniziak, Adam Gorski: Hardware/Software Co-synthesis of Distributed Embedded Systems Using Genetic Programming. ICES 2008: 83-93
2007
6no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRadoslaw Czarnecki, Stanislaw Deniziak: Resource Constrained Co-synthesis of Self-reconfigurable SOPCs. DDECS 2007: 49-54
2004
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJoanna Strug, Stanislaw Deniziak, Krzysztof Sapiecha: Validation of Reactive Embedded Systems against Temporal Requirements. ECBS 2004: 152-160
2003
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRadoslaw Czarnecki, Stanislaw Deniziak, Krzysztof Sapiecha: An Iterative Improvement Co-synthesis Algorithm for Optimization of SOPC Architecture with Dynamically Reconfigurable FPGAs. DSD 2003: 443-446
2001
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLStanislaw Deniziak, Krzysztof Sapiecha: Developing a High-Level Fault Simulation Standard. IEEE Computer 34(5): 89-90 (2001)
1999
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLStanislaw Deniziak, Krzysztof Sapiecha: High Level Testbench Generation for VHDL Models. ECBS 1999: 146-151
1994
1no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLStanislaw Deniziak, Krzysztof Sapiecha: Cupland - A Behavioral Level Description Compiler for Designing of PLD/EPLD-Based Systems. ISCAS 1994: 201-204

Coauthor Index

1Radoslaw Czarnecki [4] [6]
2Adam Gorski [7]
3Krzysztof Sapiecha [1] [2] [3] [4] [5]
4Joanna Strug [5]
5Robert Tomaszewski [10] [11]
6Karol Wieczorek [13]
7Mariusz Wisniewski [8] [9] [12]

Colors in the list of coauthors

Last update Tue May 29 20:41:18 2012 CET by the DBLP TeamThis material is Open Data Data released under the ODC-BY 1.0 license — See also our legal information page