dblp.uni-trier.dewww.dagstuhl.dewww.uni-trier.de

Dipankar Das Coauthor index pubzone.org

GM / Indian Institute of Technology Kharagpur

List of publications from the DBLP Bibliography Server - FAQ

other persons with the same name:


Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2011
9Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSatya Gautam Vadlamudi, P. P. Chakrabarti, Dipankar Das, Purnendu Sinha: A framework for early stage quality-fault tolerance analysis of embedded control systems. DSN 2011: 315-322
8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLDipankar Das, P. P. Chakrabarti, Purnendu Sinha: Robust embedded software design through early analysis of quality faults. ISEC 2011: 31-40
2010
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLDipankar Das, P. P. Chakrabarti, Rajeev Kumar: Thermal analysis of multiprocessor SoC applications by simulation and verification. ACM Trans. Design Autom. Electr. Syst. 15(2): (2010)
2009
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLDipankar Das, P. P. Chakrabarti, Rajeev Kumar: Scenario-based timing verification of multiprocessor embedded applications. ACM Trans. Design Autom. Electr. Syst. 14(3): (2009)
2008
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRajeev Kumar, Dipankar Das: Code compression for performance enhancement of variable-length embedded processors. ACM Trans. Embedded Comput. Syst. 7(3): (2008)
2007
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLDipankar Das, P. P. Chakrabarti, Rajeev Kumar: Functional verification of task partitioning for multiprocessor embedded systems. ACM Trans. Design Autom. Electr. Syst. 12(4): (2007)
2006
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLDipankar Das, Rajeev Kumar, P. P. Chakrabarti: Timing Verification of UML Activity Diagram Based Code Block Level Models for Real Time Multiprocessor System-on-Chip Applications. APSEC 2006: 199-208
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRajeev Kumar, Rahul Chaudhry, Dipankar Das, Vibha Rathi, S. K. Panda, P. P. Chakrabarti: SystemC Modeling and Validation of A RISC Processor System. FDL 2006: 189-197
2005
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLDipankar Das, Rajeev Kumar, P. P. Chakrabarti: Dictionary Based Code Compression for Variable Length Instruction Encodings. VLSI Design 2005: 545-550

Coauthor Index

1P. P. Chakrabarti (Partha Pratim Chakrabarti) [1] [2] [3] [4] [6] [7] [8] [9]
2Rahul Chaudhry [2]
3Rajeev Kumar [1] [2] [3] [4] [5] [6] [7]
4S. K. Panda [2]
5Vibha Rathi [2]
6Purnendu Sinha [8] [9]
7Satya Gautam Vadlamudi [9]

Last update Tue May 29 01:28:40 2012 CET by the DBLP TeamThis material is Open Data Data released under the ODC-BY 1.0 license — See also our legal information page