Marc-André Daigneault

	2011
3		Marc-André Daigneault, Jean-Pierre David: A High-Resolution Time-to-Digital Converter on FPGA Using Dynamic Reconfiguration. IEEE T. Instrumentation and Measurement 60(6): 2070-2079 (2011)
	2010
2		Marc-André Daigneault, Jean-Pierre David: Towards 5ps resolution TDC on a dynamically reconfigurable FPGA (abstract only). FPGA 2010: 283
	2008
1		Marc-André Daigneault, J. M. Pierre Langlois, Jean-Pierre David: Application Specific Instruction set processor specialized for block motion estimation. ICCD 2008: 266-271

Coauthor Index

1	Jean-Pierre David	[1] [2] [3]
2	J. M. Pierre Langlois	[1]

Last update Tue May 29 01:28:40 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page