José Ángel Díaz-Madrid

	2009
5		José Ángel Díaz-Madrid, Harald Neubauer, Hans Hauer, Ginés Doménech-Asensi, Ramó Ruiz-Merino: Power reduction of a 12-bit 40-MS/s pipeline ADC exploiting partial amplifier sharing. DATE 2009: 369-373
	2008
4		Ginés Doménech-Asensi, Juan Hinojosa, Ramón Ruiz Merino, José Ángel Díaz-Madrid: Accurate and reusable macromodeling technique using a fuzzy-logic approach. ISCAS 2008: 508-511
	2007
3		José Ángel Díaz-Madrid, Pedro Monsalve-Campillo, Juan Hinojosa, María Victoria Rodellar Biarge, Ginés Doménech-Asensi: Improvement of ANNs Performance to Generate Fitting Surfaces for Analog CMOS Circuits. IWINAC (2) 2007: 19-27
	2003
2		Ginés Doménech-Asensi, Ramón Ruiz Merino, Hans Hauer, José Ángel Díaz-Madrid: Current Mode CMOS Synthesis of a Motor-Control Neural System. IWANN (2) 2003: 25-32
1		José-Alejandro López Alcantud, José Ángel Díaz-Madrid, Hans Hauer, Ramón Ruiz Merino: An Analogue Current-Mode Hardware Design Proposal for Preprocessing Layers in ART-Based Neural Networks. IWANN (2) 2003: 97-104

Coauthor Index

1	José-Alejandro López Alcantud	[1]
2	María Victoria Rodellar Biarge (Victoria Rodellar, V. Rodellar)	[3]
3	Ginés Doménech-Asensi	[2] [3] [4] [5]
4	Hans Hauer	[1] [2] [5]
5	Juan Hinojosa	[3] [4]
6	Ramón Ruiz Merino	[1] [2] [4]
7	Pedro Monsalve-Campillo	[3]
8	Harald Neubauer	[5]
9	Ramó Ruiz-Merino	[5]

Last update Tue May 29 20:41:18 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page