Radoslaw Czarnecki

List of publications from the DBLP Bibliography Server - FAQ

Ask others: ACM DL/Guide -

- CSB - MetaPress - Google - Bing - Yahoo

2007

2 Radoslaw Czarnecki, Stanislaw Deniziak: Resource Constrained Co-synthesis of Self-reconfigurable SOPCs. DDECS 2007: 49-54

2003

1 Radoslaw Czarnecki, Stanislaw Deniziak, Krzysztof Sapiecha: An Iterative Improvement Co-synthesis Algorithm for Optimization of SOPC Architecture with Dynamically Reconfigurable FPGAs. DSD 2003: 443-446

	2007
2		Radoslaw Czarnecki, Stanislaw Deniziak: Resource Constrained Co-synthesis of Self-reconfigurable SOPCs. DDECS 2007: 49-54
	2003
1		Radoslaw Czarnecki, Stanislaw Deniziak, Krzysztof Sapiecha: An Iterative Improvement Co-synthesis Algorithm for Optimization of SOPC Architecture with Dynamically Reconfigurable FPGAs. DSD 2003: 443-446

Coauthor Index

1 Stanislaw Deniziak [1] [2]

2 Krzysztof Sapiecha [1]

Last update Tue May 29 01:28:40 2012 CET by the DBLP Team —

Data released under the ODC-BY 1.0 license — See also our legal information page