dblp.uni-trier.dewww.dagstuhl.dewww.uni-trier.de

J. Boaventura Cunha Coauthor index pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2009
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLPaulo B. de Moura Oliveira, Eduardo José Solteiro Pires, J. Boaventura Cunha, Damir Vrancic: Multi-Objective Particle Swarm Optimization Design of PID Controllers. IWANN (2) 2009: 1222-1230
2007
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLCecília Reis, José António Tenreiro Machado, J. Boaventura Cunha, Eduardo José Solteiro Pires: Evolutionary computation in the design of logic circuits. SMC 2007: 1664-1669
2006
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJosé António Tenreiro Machado, Isabel S. Jesus, Alexandra M. S. F. Galhano, J. Boaventura Cunha: Fractional order electromagnetics. Signal Processing 86(10): 2637-2644 (2006)
2005
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLCecília Reis, José António Tenreiro Machado, J. Boaventura Cunha: Fractional dynamic fitness functions for GA-based circuit design. GECCO 2005: 1571-1572
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNuno M. Fonseca Ferreira, José António Tenreiro Machado, J. Boaventura Cunha: Fractional-Order Position/Force Robot Control. JACIII 9(4): 379-386 (2005)
2004
2no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLCecília Reis, José António Tenreiro Machado, J. Boaventura Cunha: Synthesis of Logic Circuits Using Fractional-Order Dynamic Fitness Functions. International Conference on Computational Intelligence 2004: 77-80
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLCecília Reis, José António Tenreiro Machado, J. Boaventura Cunha: Evolutionary Design of Combinational Logic Circuits. JACIII 8(5): 507-513 (2004)

Coauthor Index

1Nuno M. Fonseca Ferreira [3]
2Alexandra M. S. F. Galhano [5]
3Isabel S. Jesus [5]
4José António Tenreiro Machado [1] [2] [3] [4] [5] [6]
5Paulo B. de Moura Oliveira [7]
6Eduardo José Solteiro Pires [6] [7]
7Cecília Reis [1] [2] [4] [6]
8Damir Vrancic [7]

Last update Tue May 29 20:41:18 2012 CET by the DBLP TeamThis material is Open Data Data released under the ODC-BY 1.0 license — See also our legal information page