Jean-Baptiste Cuelle

	2009
2		Syed Zahid Ahmed, Julien Eydoux, Laurent Rouge, Jean-Baptiste Cuelle, Gilles Sassatelli, Lionel Torres: Exploration of power reduction and performance enhancement in LEON3 processor with ESL reprogrammable eFPGA in processor pipeline and as a co-processor. DATE 2009: 184-189
1		Yoann Guillemenet, Syed Zahid Ahmed, Lionel Torres, Alexandre Martheley, Julien Eydoux, Jean-Baptiste Cuelle, Laurent Rouge, Gilles Sassatelli: MRAM Based eFPGAs: Programming and Silicon Flows, Exploration Environments, MRAM Current State in Industry and Its Unique Potentials for FPGAs. ReConFig 2009: 18-23

Coauthor Index

1	Syed Zahid Ahmed	[1] [2]
2	Julien Eydoux	[1] [2]
3	Yoann Guillemenet	[1]
4	Alexandre Martheley	[1]
5	Laurent Rouge	[1] [2]
6	Gilles Sassatelli	[1] [2]
7	Lionel Torres	[1] [2]

Last update Tue May 29 01:28:40 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page