Jui-Chin Chu

	2009
11		Guo-An Jian, Jui-Chin Chu, Jiun-In Guo: Optimization of AVS-M Video Decoder for Real-time Implementation on Embedded RISC Processors. IIH-MSP 2009: 98-101
10		Cheng-An Chien, Chih-Da Chien, Jui-Chin Chu, Jiun-In Guo, Ching-Hwa Cheng: A Multi-standard Video Decoder for High Definition Video Applications. ISCAS 2009: 1933
9		Guo-An Jian, Jui-Chin Chu, Ting-Yu Huang, Tao-Cheng Chang, Jiun-In Guo: A System Architecture Exploration on the Configurable HW/SW Co-design for H.264 Video Decoder. ISCAS 2009: 2237-2240
8		Guo-An Jian, Ting-Yu Huang, Jui-Chin Chu, Jiun-In Guo: Optimization of VC-1/H.264/AVS Video Decoders on Embedded Processors. ITNG 2009: 1313-1318
7		Chih-Da Chien, Cheng-An Chien, Jui-Chin Chu, Jiun-In Guo, Ching-Hwa Cheng: A 252Kgates/4.9Kbytes SRAM/71mW multistandard video decoder for high definition video applications. ACM Trans. Design Autom. Electr. Syst. 14(1): (2009)
6		Wei-Chun Ku, Shu-Hsuan Chou, Jui-Chin Chu, Chi-Lin Liu, Tien-Fu Chen, Jiun-In Guo, Jinn-Shyan Wang: VisoMT: A Collaborative Multithreading Multicore Processor for Multimedia Applications With a Fast Data Switching Mechanism. IEEE Trans. Circuits Syst. Video Techn. 19(11): 1633-1645 (2009)
	2008
5		Ting-Yu Huang, Guo-An Jian, Jui-Chin Chu, Ching-Lung Su, Jiun-In Guo: Joint algorithm/code-level optimization of H.264 video decoder for mobile multimedia applications. ICASSP 2008: 2189-2192
	2007
4		Jui-Chin Chu, Wei-Chun Ku, Shu-Hsuan Chou, Tien-Fu Chen, Jiun-In Guo: An Embedded Coherent-Multithreading Multimedia Processor and Its Programming Model. DAC 2007: 652-657
	2006
3		Ming-Shuan Lee, Jui-Chin Chu, Jiun-In Guo: Predictive Mode Searching Policy for H.264/AVC Intra Prediction. APCCAS 2006: 764-767
2		Wei-Chun Ku, Shu-Hsuan Chou, Jui-Chin Chu, Chih-Heng Kang, Tien-Fu Chen, Jiun-In Guo: Collaborative Multithreading: An Open Scalable Processor Architecture for Embedded Multimedia Applications. ICME 2006: 25-28
1		Jui-Chin Chu, Chih-Wen Huang, He-Chun Chen, Keng-Po Lu, Ming-Shuan Lee, Jiun-In Guo, Tien-Fu Chen: Design of customized functional units for the VLIW-based multi-threading processor core targeted at multimedia applications. ISCAS 2006

Coauthor Index

1	Tao-Cheng Chang	[9]
2	He-Chun Chen	[1]
3	Tien-Fu Chen	[1] [2] [4] [6]
4	Ching-Hwa Cheng	[7] [10]
5	Cheng-An Chien	[7] [10]
6	Chih-Da Chien	[7] [10]
7	Shu-Hsuan Chou	[2] [4] [6]
8	Jiun-In Guo	[1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11]
9	Chih-Wen Huang	[1]
10	Ting-Yu Huang	[5] [8] [9]
11	Guo-An Jian	[5] [8] [9] [11]
12	Chih-Heng Kang	[2]
13	Wei-Chun Ku	[2] [4] [6]
14	Ming-Shuan Lee	[1] [3]
15	Chi-Lin Liu	[6]
16	Keng-Po Lu	[1]
17	Ching-Lung Su	[5]
18	Jinn-Shyan Wang	[6]

Last update Tue May 29 20:41:18 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page