Po-Xun Chiu

	2001
1		Po-Xun Chiu, Yu-Chung Lin, Yi-Ling Hsieh, Tsai-Ming Hsieh: Low power driven re-synthesis algorithm for heterogeneous FPGA under delay constraint. ISCAS (5) 2001: 519-522

Coauthor Index

1	Tsai-Ming Hsieh	[1]
2	Yi-Ling Hsieh	[1]
3	Yu-Chung Lin	[1]

Last update Sun May 27 04:04:01 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page