M. C. Chi

List of publications from the DBLP Bibliography Server - FAQ

Ask others: ACM DL/Guide -

- CSB - MetaPress - Google - Bing - Yahoo

2007

2 J. C. Chi, H. H. Lee, S. H. Tsai, M. C. Chi: Gate Level Multiple Supply Voltage Assignment Algorithm for Power Optimization Under Timing Constraint. IEEE Trans. VLSI Syst. 15(6): 637-648 (2007)

1987

1 M. C. Chi: An Automatic Rectilinear Partitioning Procedure for Standard Cells. DAC 1987: 50-55

	2007
2		J. C. Chi, H. H. Lee, S. H. Tsai, M. C. Chi: Gate Level Multiple Supply Voltage Assignment Algorithm for Power Optimization Under Timing Constraint. IEEE Trans. VLSI Syst. 15(6): 637-648 (2007)
	1987
1		M. C. Chi: An Automatic Rectilinear Partitioning Procedure for Standard Cells. DAC 1987: 50-55

Coauthor Index

1 J. C. Chi [2]

2 H. H. Lee [2]

3 S. H. Tsai [2]

Last update Tue May 29 01:28:40 2012 CET by the DBLP Team —

Data released under the ODC-BY 1.0 license — See also our legal information page