Tsai-Wen Cheng

	2008
1		Chua-Chin Wang, Chi-Chun Huang, Ching-Li Lee, Tsai-Wen Cheng: A Low Power High-Speed 8-Bit Pipelining CLA Design Using Dual-Threshold Voltage Domino Logic. IEEE Trans. VLSI Syst. 16(5): 594-598 (2008)

Coauthor Index

1	Chi-Chun Huang	[1]
2	Ching-Li Lee	[1]
3	Chua-Chin Wang	[1]

Last update Tue May 29 01:28:40 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page