Lerong Cheng

	2011
25		Lerong Cheng, Puneet Gupta, Costas J. Spanos, Kun Qian, Lei He: Physically Justifiable Die-Level Modeling of Spatial Variation in View of Systematic Across Wafer Variability. IEEE Trans. on CAD of Integrated Circuits and Systems 30(3): 388-401 (2011)
	2010
24		Lerong Cheng, Puneet Gupta, Lei He: On confidence in characterization and application of variation models. ASP-DAC 2010: 751-756
23		Tuck-Boon Chan, Aashish Pant, Lerong Cheng, Puneet Gupta: Design dependent process monitoring for back-end manufacturing cost reduction. ICCAD 2010: 116-122
22		Fei He, Lerong Cheng, Xiaoyu Song, Guowu Yang: An Analytical Congestion Model with Bounded-Bend Detours. Journal of Circuits, Systems, and Computers 19(2): 479-490 (2010)
	2009
21		Lerong Cheng, Puneet Gupta, Lei He: Accounting for non-linear dependence using function driven component analysis. ASP-DAC 2009: 474-479
20		Lerong Cheng, Puneet Gupta, Costas J. Spanos, Kun Qian, Lei He: Physically justifiable die-level modeling of spatial variation in view of systematic across wafer variability. DAC 2009: 104-109
19		Lerong Cheng, Jinjun Xiong, Lei He: Non-Gaussian Statistical Timing Analysis Using Second-Order Polynomial Fitting. IEEE Trans. on CAD of Integrated Circuits and Systems 28(1): 130-140 (2009)
18		Lerong Cheng, Puneet Gupta, Lei He: Efficient Additive Statistical Leakage Estimation. IEEE Trans. on CAD of Integrated Circuits and Systems 28(11): 1777-1781 (2009)
	2008
17		Lerong Cheng, Jinjun Xiong, Lei He: Non-Gaussian statistical timing analysis using second-order polynomial fitting. ASP-DAC 2008: 298-303
16		Lerong Cheng, Yan Lin, Lei He: Trace-based framework for concurrent development of process and FPGA architecture considering process variation and reliability. FPGA 2008: 159-168
15		Lerong Cheng, Xiaoyu Song, Guowu Yang, William N. N. Hung, Zhiwei Tang, Shaodi Gao: A fast congestion estimator for routing with bounded detours. Integration 41(3): 360-370 (2008)
	2007
14		Lerong Cheng, Jinjun Xiong, Lei He: Non-Linear Statistical Static Timing Analysis for Non-Gaussian Variation Sources. DAC 2007: 250-255
13		Lerong Cheng, Fei Li, Yan Lin, Phoebe Wong, Lei He: Device and Architecture Cooptimization for FPGA Power Reduction. IEEE Trans. on CAD of Integrated Circuits and Systems 26(7): 1211-1221 (2007)
	2006
12		Lerong Cheng, Jinjun Xiong, Lei He, Mike Hutton: FPGA Performance Optimization Via Chipwise Placement Considering Process Variations. FPL 2006: 1-6
11		Fei He, Xiaoyu Song, Ming Gu, Lerong Cheng, Guowu Yang, Zhiwei Tang, Jiaguang Sun: A combinatorial congestion estimation approach with generalized detours. Computers & Mathematics with Applications 51(6-7): 1113-1126 (2006)
10		Ming Gu, Fei He, Lerong Cheng, Xiaoyu Song, Guowu Yang: Congestion estimation for hexagonal routing. Int. J. Comput. Math. 83(3): 263-272 (2006)
	2005
9		Lerong Cheng, Phoebe Wong, Fei Li, Yan Lin, Lei He: Device and architecture co-optimization for FPGA power reduction. DAC 2005: 915-920
8		Ho-Yan Wong, Lerong Cheng, Yan Lin, Lei He: FPGA device and architecture evaluation considering process variations. ICCAD 2005: 19-24
7		Fei He, Xiaoyu Song, Lerong Cheng, Guowu Yang, Zhiwei Tang, Ming Gu, Jia-Guang Sun: A Hierachical Method for Wiring and Congestion Prediction. ISVLSI 2005: 307-308
6		Fei He, Ming Gu, Xiaoyu Song, Zhiwei Tang, Guowu Yang, Lerong Cheng: Probabilistic Estimation for Routing Space. Comput. J. 48(6): 667-676 (2005)
5		Yih-Chyun Jenq, Lerong Cheng: Digital spectrum of a nonuniformly sampled two-dimensional signal and its reconstruction. IEEE T. Instrumentation and Measurement 54(3): 1180-1187 (2005)
4		Fei He, Lerong Cheng, Guowu Yang, Xiaoyu Song, Ming Gu, Jia-Guang Sun: On Theoretical Upper Bounds for Routing Estimation. J. UCS 11(6): 916-925 (2005)
	2004
3		Lerong Cheng, Xiaoyu Song, Guowu Yang, Zhiwei Tang: A fast congestion estimator for routing with bounded detours. ASP-DAC 2004: 666-670
2		Lerong Cheng, William N. N. Hung, Guowu Yang, Xiaoyu Song: Congestion Estimation for 3D Routing. ISVLSI 2004: 239-240
1		William N. N. Hung, Xiaoyu Song, T. Kam, Lerong Cheng, Guowu Yang: Routability checking for three-dimensional architectures. IEEE Trans. VLSI Syst. 12(12): 1371-1374 (2004)

Coauthor Index

1	Tuck-Boon Chan	[23]
2	Shaodi Gao	[15]
3	Ming Gu	[4] [6] [7] [10] [11]
4	Puneet Gupta	[18] [20] [21] [23] [24] [25]
5	Fei He	[4] [6] [7] [10] [11] [22]
6	Lei He	[8] [9] [12] [13] [14] [16] [17] [18] [19] [20] [21] [24] [25]
7	William N. N. Hung	[1] [2] [15]
8	Michael Hutton (Michael D. Hutton, Mike Hutton)	[12]
9	Yih-Chyun Jenq	[5]
10	T. Kam	[1]
11	Fei Li	[9] [13]
12	Yan Lin	[8] [9] [13] [16]
13	Aashish Pant	[23]
14	Kun Qian	[20] [25]
15	Xiaoyu Song	[1] [2] [3] [4] [6] [7] [10] [11] [15] [22]
16	Costas J. Spanos	[20] [25]
17	Jia-Guang Sun (Jiaguang Sun)	[4] [7] [11]
18	Zhiwei Tang	[3] [6] [7] [11] [15]
19	Ho-Yan Wong	[8]
20	Phoebe Wong	[9] [13]
21	Jinjun Xiong	[12] [14] [17] [19]
22	Guowu Yang	[1] [2] [3] [4] [6] [7] [10] [11] [15] [22]

Colors in the list of coauthors

Last update Sun May 27 04:04:01 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page